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ABSTRACT

Bashir, Rashid. Ph. D., Purdue University, December 1992. Investigation of
Sidewall Defects in Selective Epitaxial Growth (SEG) of Si1icon:Applications
to Novel 3-Dimensional Devices. Major Professor: Gerold W. Neudeck.
The objective of this work is to study the defects of the SEG/insulator
sidewall interface as applied to the novel 3-dimensional structures. The
defects were characterized through electrical measurements of a p+/n diode
and transmission electron microscopy. Different mechanisms have been
postulated to be responsible for these defects. These include thermal stress
induced defects, defect nucleation close to the sidewall, and defects at the
interface due to weak bonding. The simple structure of the diocie allowed the
design of many experiments in order to study the dependence of the sidewall
defects on process conditions and other parameters and tc~identify the
methanisms controlling these defects.
A novel 3-dimensional BiCMOS technology and a new triple selfaligned bipolar junction transistor were also presented as a furthur
motivation to study the sidewall defects. The 3-D BiCMOS technology and
utilize a structure where the base/collector junction and
triple aligned
depletion region will intersect the epitaxial silicon/oxide sidewall interface.
For successful operation of the BJTs, it is necessary to characteirize, quantify,
and control these sidewall defects. It was discovered that the sidewall defects
are caused mainly due to the thermal mismatch between the si.licon and the
insu1,ator. A model predicting the generation of defects due to thermal stress
was ciesaibed. The sidewall defects are also generated due to a rough interface
caused by the degradation of the insulator. A systematic study of the
degradation of various insulators was performed and it was found that
nitrided oxides were more resistant to SEG ambient than thermal oxides.

Bn

CHAPTER1
INTRODUCTION

1.l. Background
Over the years, the semiconductor industry has progressed at a very
rapid rate. The advancements made by the silicon IC industry and technology
can be evaluated by many factors, some of which include the reduction in the
minimum feature size, increase in integration density, and the increase in
wafer size. Presently, the minimum feature size of MOS trans:istors, namely
its gate length, is typically about 0.7 p.
The integration densities have also
risen dramatically due to the decrease in minimum device dimensions and
the use of limited three dimensional integration. Integration densities of
circuits vary depending on their power consumption. Thus, MOS transistor
circuits usually have the highest integration densities and there have been
repo:rts of fabrication up to 16M DRAMS. The silicon wafer size has increased
to 6" diameter and efforts are underway to obtain 8" diameter wafers for use
in mass production.
Figure 1.1 shows the chip size and the minimum feature dimension as
a function of years [I]. Over the last decade, from 1980 to present, the
minimum device dimension has decreased from 3pm to 0.'7pm and the
integration densities have increased from 64k to 16M. Much of the
semilconductor industry and research is driven by two main goals. First, it is
very desirable to obtain faster devices and circuits which cou.ld be used in
memories with smaller access times and in faster computers. Second, from an
economic point of view, the need to increase integration densities and to
maximize the number of dies obtained from one fabrication run cannot be
empl~asizedenough.
The goal to obtain faster circuits can be realized by different means. The
approaches used in the past have been to reduce device dimensions and

device parasitics. These goals have been fulfilled through the use of new selfalignment schemes which make it possible to fabricate devices with
minimum feature sizes which are smaller than the feature siices on the mask.
These self-alignment schemes have also reduced the device parasitics, hence,
decreasing the response time. The device parasitics and the device
dimensions could be further reduced if technologies such as Selective Growth
of Silicon are used. The use of selective silicon growth techniques such as
Selective Epitaxial Growth (SEG), Epitaxial Lateral Overgrowth (ELO), and
Confined Lateral Selective Epitaxial Growth (CLSEG) a1lo.w the design of
novel device structures with reduced parasitics and denser packing [ 2 ] .
Various high speed and high power devices have been proposed utilizing
these selective growth techniques and will be discussed in the following
chapters. Selective silicon growth is also used as a means to obtain Silicon-onInsulator(SO1).

Figure 1.1. Integration densities and minimum feature size of semiconductor
devices over years.

In the last decade, another technological approach to obtain faster
circuits has been gaining popularity and is finding its way into numerous
applications. The technology is known as BiCMOS which is a merger of
bipolar and MOS transistors fabricated in the same process run on the same
wafer. Therefore, circuit designers can utilize the advantages of both types of
devices. For example, replacing MOS transistors by bipolar trarlsistors in parts
of the circuits which are speed critical and need large current tirive, results in
faster circuits at a slight expense of area and cost. BiCMOS technology has
great potential and the advantages of BiCMOS over CMOS itechnology has
bee11 compared with the advantages of CMOS over NMOS technology in the
early seventies [3].
The goal to increase the integration and packing denljities has been
realized by decreasing device dimensions. Due to limitations in lithography
and the undesirable short channel effects, the conventional technologies will
not be very useful if device scale reduction progresses further. 3-Dimensional
integration provides a very viable solution to increase integration and
packing densities in the future. Presently, some 3-dimensional approaches
have been taken such as multiple layer poly capacitors, trench sidewall
capacitors, etc. in the fabrication of DRAM chips to increase piacking density.
The use of selective growth of silicon to obtain vertical 3-dimensional
integration is a very promising approach to increase integration densities and
also form SO1 silicon islands.
As noted from the above discussion, selective silicon growth can be
identified to be a key technology of the future. Use of selective silicon growth
can result in novel devices which can be applied to BiCMOS processes, which
are more compact, which have less parasitics, and which can be vertically
integrated. To pluck the rose, however, one has to get rid of the thorns.
Selective silicon growth technology has proved to be very prolmising for the
future but some of its material quality issues have to be addressed. The quality
of t:he bulk selective silicon material obtained from selective growth is
excellent and is comparable to the bulk silicon material. However, the
interface of selective silicon growth with masking insulator is prone to
defects. As illustrated in figure 1.2, the defects are generated at and near the
growth interface. The result is undesirable R-G currents when junctions and
depletion regions intersect the selective epitaxial silicon/insullator interface.

These sidewall defects are the single most important problem hindering the
widespread use of SEG, and EL0 in semiconductor processing. For feasibility
studies and research purposes, the devices could be designed to keep the
junctions and depletion regions away from the sidewall. However, when the
down-scaling of devices is performed for VLSI purposes, it will not be possible
to keep the junctions and depletion regions away from the sid.ewal1interface.
Many of the proposed advanced bipolar and BiCMOS devices using selective
epitaxial growth have junctions which intersect the SEG/insulator sidewall
interface. For successful operation of these devices and to make selective
silicon growth a more useful technology in the future, it is extremely
important that these defects need to be quantified, characterized, and
co~~trolled.

region susceptible

Silicon Subsme
Figure 1.2. Selective silicon growth and sidewall regions of defects.

l.:Z. Statement of Purpose

In this work, the Selective Epitaxial Growth (SEG) sidewall interface
defects are characterized extensively. In addition to the already existing
proposed devices not being able to come to reality because of this problem,
further motivation is presented to study these sidewall defects. A novel 3dimensional BiCMOS technology and a new triple self-aligned bipolar
junction transistor are also presented. The 3-D BiCMOS technology and triple

aligned BJT utilize a structure where the base/collecto~. junction and
depletion region will intersect the epitaxial silicon/oxide sidewall interface.
The triple self-aligned bipolar junction transistor uses a new buried
layer/intrinsic collector self-aligned structure. The proposed concept uses
Selective Epitaxial Growth (SEG) of silicon and results in a structure where
the intrinsic collector pedestal is self-aligned to the buried layer and to the
contact of the buried layer. The buried layer is accessed through an n+
polysilicon layer which can also be used as the interconnect to the adjacent
device. The novel self-aligned structure results in a significant reduction in
active device area and in collector-substrate capacitance. The novel structure
was proposed and was the subject of a patent but is not fabricated in this work.
A variation of the triple self-aligned BJT can also be applied to a novel
3-dimensional BiCMOS technology which uses SEG and EL0 to form the
active device regions. The BiCMOS technology is also described in this work
and the BJT used in the BiCMOS was the precursor to the triple self-aligned
BJT in conception. The 3-D BiCMOS structure features a vertic:ally integrated
CMOS which is inherently merged to the base of a high pel-formance BJT.
Unlike conventional BiCMOS processes, the BJT is fabricated from a trench
and the buried layer is accessed through a doped poly layer. This allows
independent control of its collector-emitter breakdown voltage and does not
com~promisethe optimization of CMOS performance. Both the BiCMOS BJT
and the triple self-aligned BJT device structures have epi/oxide sidewall
interfaces which intersect junctions and depletion regions. For successful
operation of the BJTs, it is necessary to characterize, quantify, and control
these sidewall defects.
The main objective of this work is to study the defects of the
SEG/insulator sidewall interface as applied to the novel triple self-aligned
BJT, 3-Dimensional BiCMOS process, and many other applications. The
defects will be characterized through electrical measurements of' a p+/n diode
and transmission electron microscopy. Different mechanisms have been
postulated to be responsible for these defects. These include thermal stress
induced defects, defect nucleation close to the sidewall, and defects at the
interface due to weak bonding. The simple structure of the diode will allow
the design of many experiments in order to study the dependence of the

sidewall defects on process conditions and other parameters and to identify
the mechanisms controlling these defects.
Figure 1.3. shows a flow-chart of the work described ill this thesis. As
shown, the work began with the development of the 3-D BiCMOS process.
The poly-silicon contacted sub-collector BJT was the next subject of
investigation. During the development of this BJT, the triple self-aligned BJT
was conceived and that particular idea was patented. The poly-silicon
contacted subcollector BJT was fabricated and characterized. lother structures
and these two BJTs were used as a motivation to study the defects of
SEG/insulator sidewall interface. The sidewall defect study was performed
mainly by the diodes with the junctions intersecting the sidewall. Many
variations in process parameters and device structures were used to
characterize the defects. A new sidewall gate-controlled diode was also
proposed as a very useful tool to study these sidewall defects, particularly in
the two BJTs mentioned above. The sidewall gate controlled diode is not
presented in this thesis. A related study of insulator degradation during the
SE:G growth was also performed in order to find a better insulator which is
able to withstand the conditions of the selective epitaxy. The results of all
these studies were used to arrive at a SEG defect generation model which
attempts to describe these sidewall defects. A flow-chart such as the one
shown in figure 1.3 greatly helps to present the overall view keeping the
ingredients of clarity and organization.
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Figure 1.3. A flow-chart of the work presented in this thesis.

1.3#Thesis Overview
Chapter 2 of the proposal consists of a literature sur.vey of relevant
ma.terial dealing with the subject of the proposal. The topics dealt with are
BiCMOS technology, selective silicon growth, the material quality of SEG and
the present understanding of the sidewall defects. Chapter 3 presents a 3Dimensional BiCMOS process which uses Epitaxial Lateral Overgrowth of
silicon. In addition to being an integral part of the BiCMOS process, the poly
co~xtactedsub-collector BJT in the BiCMOS process also has potential of being
a promising bipolar technology. The poly contacted BJT led to the design and
realization of a novel buried layer to intrinsic collector self-alignment concept
which can be applied to existing self-aligned BJTs and can be used to form the
triple self-aligned BJT. This is the topic of discussion in chapter 4. Chapter 5
presents the detailed fabrication process, experimental results, and
characterization of the poly-contacted sub-collector BJT, which forms an
integral part of the 3-D BiCMOS process. Chapter 6 details the characterization
and elimination of the SEG sidewall defects as applied to a sub-micron width
trench isolation technology. Chapter 7 contains a more detailed
ch.aracterization of the sidewall defects through various diode structures in
order to understand the nature of these defects. Chapter 8 tdkes a look at the
results presented in the previous chapters and presents a moclel in an attempt
to describe the formation of these defects. Chapter 9 presents a study of the
degradation of various insulators in the SEG ambient and the mechanisms
controlling the degradation. Finally, chapter 10 contains a summary of the
th.esis and many suggestions for future work.
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CHAPTER 2

LITERATURE REVIEW
2.1. Introduction
This chapter contains the relevant information and develops the
background needed for an understanding of the problems which will be dealt
with later in the proposal. The following information is divided into four
main sections. Section 2.2 discusses the BiCMOS technology and presents its
circuits and process design issues. Section 2.3 deals with th~ebackground
information needed to appreciate the merits of the triple self-aligned BJT.
State of the art self-aligned BJTs and their features are also discussed. In
section 2.4, selective silicon growth is presented. The present understanding
on growth phenomenon, material quality, sidewall defects, and the various
device applications will be enumerated. Finally, in section 2.5, the chapter
summary is presented.
2.2. BiCMOS Technology

2.2.1. Background
BiCMOS, a union of bipolar and CMOS, is a technologicid approach to
enhance the circuit performance in terms of speed, current, anti load driving
capability. The objective of BiCMOS technology is to produce bipolar and
MOS transistors on the same chip so that the advantages of both could be
utilized. BiCMOS technology is becoming more and more attractive and has
received considerable attention from several areas of semiconductor
technology. Bipolar transistors have higher transconductancles and hence
higher current drives than CMOS. The CMOS architecture, on the other
hand, maintains very low power dissipation and can be packed very closely
resulting in very high integration densities. The basic features of bipolar and

CMOS are compared in figure 2.1 [I], [2]. Bipolar transistors have a higher
trarisconductance and hence a higher current drive which enables them to
switch capacitive loads faster than CMOS circuits. CMOS circuits consume less
povver, need to dissipate less heat, and thus, their integration densities can be
higher. CMOS circuitry is also more readily scalable than its bipolar
counterpart circuits such as 'ITL and ECL, and increasing circuit density does
not cause power dissipation problems as severely as for bipolar.

B3.T

CMOS

Figure 2.1. Comparison of the basic features of BJT and CMOS technologies.

The concept of using bipolar transistors to increase the driving
capabilities of CMOS while retaining the low power dissipation has been
around for about two decades [31, [41. In that work, common collector npn
transistors were fabricated using a diffused n+ source-drain region as emitter,
a diffused p isolation region as base and an n- substrate as c~ollector.The gain
of' the transistors were greater than 100. Also lateral transistor's were fabricated
using the diffused n+ source-drain region as emitter and collector, and the pisolation region as base. In the 1970s, RCA introduced analog products
including operational amplifiers using BiCMOS circuitry. Around the same
time, TI used BiCMOS technology to make display drivers and voltage
regulators. In the 1980s, Motorola integrated digital control and logic
frlnctions (CMOS) with analog power circuitry bipolar) to make the Smart-

Power devices. These smart power devices and the introduction of the
IGBJT(1nsulated Gate BJT) helped BiCMOS get established in the
semiconductor industry [2].
The design of a BJT or CMOS device in the BiCMOS process requires
careful optimization of the process parameters and the design of the process
depends upon the application the circuit will be used in. Nevertheless, the
bipolar in the BiCMOS allows the circuit to have a larger current drive than a
purely CMOS circuit. Figure 2.2 shows the gate delay per stage v~ersusthe load
capacitance for CMOS, ECL, and BiCMOS technologies [51. Bipolar ECL gates
offer a propagation delay which is lower than CMOS or UiCMOS. The
BiCMOS gates, on the other hand, have propagation delays which are lower
than CMOS above a certain value of load capacitance which depends on the
CMOS and bipolar device characteristics such as gain, thresihold voltage,
supply voltage, etc. The shortcoming of ECL gates is their high power
dissipation which restricts their increase in integration density [6]. BiCMOS
gates have a slightly larger power dissipation than CMOS but offer lower
propagation delay as shown in figure 2.3.
22.2. Applications of BiCMOS

BiCMOS has been used for about 20 years in analog applications but
recently BiCMOS has received considerable attention from several other areas
of mic conductor technologies and has found a place in a growing number of
applications such as memories, fast A/D converters, and other analog/digital
VL1SI circuits. It is useful to classify the different applications which BiCMOS
technologies could be used in. Figure 2.4 presents a classification of the
various BiCMOS applications [7], [8]. The applications can be divided into two
main groups. These are, Smart Power applications and processes for mixed
analog /digital VLSI circuits.

Figure 2.2. Gate delay vs. load capaatance for ChfOS, BiCMCX, and ECL [A.
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Figure 2.3. Power dissipation versus gate delay of various technologies [8].
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The term 'Smart Power' refers to monolithic integration of intelligence
and power on the same chip. Smart Power processes have been designed to
achieve combination of analog and logic circuits together with high-voltage
and high-current driving capabilities. The potential applications are in the
0.2A to 10A and 30V to 400V power integrated circuits in autc~motivecontrol,
motor control, lighting control, home appliances, solid state relays, etc. [7], [9].
Bipolar transistors can be used as the power switching elements but MOS
transistors offer the advantage of a very high input resistance. They do not
need any input bias current and enable fast power switching. They consume
less power so that the cooling requirements can be relaxed and packaging
becomes easier. It is desirable to integrate bipolar, CMOS, and high voltage
IDMOS. The IGBJT, another cornerstone of power industry, is a merged
lbIOS/Bipolar device and hence, BiCMOS technology is ideally suited for
1.GBJT like power devices. The BiCMOS process for power devices is simpler
than it is for logic circuits because the bipolar transistor dars not use poly:;ilicon structures or other advanced technologies which make the process
]more complicated.
In analog circuit applications, such as Op-Amps and Analog
Multipliers, BiCMOS technology implies the use of bipolar and CMOS in unit
circuits. This constitutes the High-End Analog and CMO!$-mostly analog
BiCMOS applications in Figure 2.4. The relevant properties of MOS and
bipolar devices for analog circuit design are high frequency, voltage gain,
noise behavior, slew-rate, and offset voltage [7].Bipolar transistors offer better
high frequency characteristics and have lower white noise levels than MOS
transistors. The slew rate and offset voltage are proportioninl to the ratio of
bias current to transconductance. This ratio is larger for MiOS than it is for
bipolar transistors. For analog circuits it is desirable to hlave a low offset
voltage, high voltage gain, and low noise, all of which can be obtained if
bipolar transistors are introduced in the circuits while keeping the properties
of CMOS such as high slew-rate and high input impedance. These capabilities
of analog BiCMOS have been utilized in operational amplifiers, analog
multipliers, and A/D converters [lo], [Ill.
The world of digital circuits has been dominated with CMOS
technology. The introduction of bipolar transistors allows the CMOS gates to
drive large capacitive loads which the MOS transistors are not capable of

doing. Since voltage gain is not a critical consideration, the biplolar frequency
limit should be larger than the MOS transit frequency limit in order for any
significant benefit to be achieved. The approach taken here !should be the
following. For a given digital circuit and operating conditions;, a maximum
operating frequency can be determined for the MOS transistor. Even though a
bipolar transistor has large load driving capability, the frequency limit of the
bipolar should be larger than the corresponding MOS limit transit frequency
in order to obtain its full potential.
Semiconductor memories have been labeled as one of the technology
drivers. BiCMOS has been applied to high density, high performance SRAMs
wi.th great success. Bipolar SRAMs are fast but the large heat dissipation
restricts them to a 64K-bit density level. CMOS-only SRAMs have already
reached the integration level of 1M-bit but further increase is res'tricted by the
limits of state-of-the-art manufacturing [I.], [2], [7]. BiCMOS SRANs allow the
use of dense CMOS core memory with high-speed bipolar periphery. The
basic concept is to speed up the time critical portions by util.izing bipolar
transistors [12], [13]. High speed decoders and bipolar sense amplifiers are very
effective in improving circuit speed as compared to CMOS. The high density
and low power features can be kept by using CMOS memory clell arrays. As
the need for lower access times increases, trends show that BiCMOS will
dominate the memory business [2], [14], [IS]. It was shown that using the same
desiign rules, and fewer masking steps, BiCMOS can achieve s:maller access
times than CMOS memories.
2.2.3. BiCMOS Circuit Issues
2.2.,3.1. Delay Time
This section will present a basic explanation of how and tvhy BiCMOS
gates and buffers offer a lower propagation delay than CMOS. ?'he operation
of a basic inverter/buffer will be explained [7], [16]-[IS].The propagation delay
of a basic CMOS gate is given by
tpd = tcMos(delaywith no load) + K(t,+tf)

(21)

tpd = ~CMOS+ 0.9CV

'
1
.
1
K ~ ( V D - V T ~ ) ~~n(vD-vTn)'.

Here, C is the load capacitance, VD is the supply voltage, Vtp and Vtn
are the PMOS and NMOS threshold voltages, and Kn and Kp are given by the
following formulas.

As a next step, a BJT can be used to effectively increase the
transconductance of the MOS transistors by forming the three terminal
devices shown in figure 2.5(a,b). The transconductance of the PMOS-BJT pair
is B multiplied by gm of the PMOS and the transconductance of the NMOSBJT pair is P multiplied by gm of NMOS. These new three terminal devices
with high input resistance and large current drive can be replaced with the
PMOS and NMOS from the CMOS gate to result in a basic BiCMOS inverter
circuit as shown in figure 2.5(c). The propagation delay is now given by the
following equation.

The current drive has been increased by a factor of P or alternatively,
the load capacitance has been decreased by a factor of P. The BiCMOS
propagation delay equation has a smaller slope than the CMOS delay equation
but a larger y intercept ( ~ B ~ C M O SThus
).
the two curves will intersect at a
particular value of load capacitance. CMOS delay is smaller than BiCMOS
below this value and larger than BiCMOS above it, as exhibited in figure 2.2.
The drawback of this simpler BiCMOS inverter is its higher dynamic power
consumption. The power consumption can be reduced by the addition of the
two NMOS transistors MI and M2 as shown in figure 2.6. These additional

NviOS transistors discharge the base of the bipolar transistors and help turn
them off faster, thus consuming less dynamic power.
The base-emitter junction of the bipolar transistors is reversed biased
during the time when the NMOS transistors are in the process of discharging
them. This reverse bias voltage can be rather large (up to VDD-Vbe) and has
bee^ shown to deteriorate the current gain and propagation delay with time
due to hot-electron effects in the highly doped base-emitter junction [a], [19].
2.2.3.2. Supply Voltage
As CMOS device dimensions are scaled down, it is becoming necessary

to reduce the power supply voltage of the standard CMOS frorn 5V to about
3.3V. When the supply voltage for BiCMOS circuits is made lower than about
3.5'V, the delay time drastically starts to increase and soon becom~eslarger than
CMOS [16].The basic CMOS and BiCMOS gates can be used to understand the
dependence of delay time with supply voltage. Figure 2.7 shows that portion
of the circuit which is responsible for the high-low transition. The
propagation delay of the high-low transition is inversely proportional to
(VI~D-VT)
for the CMOS and (VDD-VT-~VBE)
for the BiCMOS gate. AS the
voltage supply is reduced, the propagation delay for BiCMOS increases faster
than it does for CMOS.

Vin

Figure 2.5. (a) PMOS-BJT pair, (b)NMOS-BJ'T pair,
(c) Basic BiCMOS inverter

Vin

Vout

Figure 2.10. BiCMOS inverter with lower dynamic power dissipation.

CMOS

BiCMOS

Figure 2.7. The CMOS and BiCMOS portion of circuits responsible for the
high to low transition.

Figure 2.8. Delay time vs. supply voltage for CMOS and BiCMOS gates.
Figure 2.8 shows the delay time as a function of supplly voltage for
BiCMOS and CMOS gates. The delay time for BiCMOS is lower than it is for
CMOS for moderate and high capacitive loads but increases much rapidly as
the supply voltage is reduced. There have been various approaches to
resolving this problem. One way is to implement dual voltage supplies so
that the BiCMOS parts of the circuit can still use a 5V supply while the CMOS
corlld use 3.3 V. Another one is to use new circuit techniques which would
allow larger voltage swings and hence allow the supply voltage to be scaled
down without decreasing the input swing to the next stage [20], [211.
2.2..4. BiCMOS Process Issues
The BiCMOS processes available today can be classified into two types.
One type uses a non self-aligned base-emitter bipolar transistor in
corljunction with the CMOS [221-[32]. while the other type of processes are
more advanced and use self-aligned base-emitter BJTs [33]-[35]. 'I'he first type
of processes have been applied commercially to produce BiCMO!; chips in the
market by various companies such as Texas Instruments [22]-[24],Motorola
[25], Fujitsu [26], National Semiconductor [27], etc. In the following, the

process development of a BiCMOS process from a pure CMOS will be
described for the non-self-aligned BJT processes. Then, some advanced
.processes will be presented and BiCMOS process design considerations will be

discussed.
The moss-section of a basic n-well CMOS structure is shown in figure
2.9(a). It uses a p+ substrate on which a 15pm thick p-epi layer is grown. The
n-well is about 5pm deep and houses the PMOS device. Both devices use a
poly-silicon gate. The p+ substrate reduces the latch-up sensitivity. A simple
diffused emitter BJT can be added to the n-well CMOS process by using the nwell as the bipolar collector, n+ source-drain as the emitter and collector
contact, p+ source-drain as the extrinsic base contact and a sebparate mask and
implant for the intrinsic base. The cross-section is shown in figure 2.9Cb) and
uses 1 additional mask and implant as compared to the n-well CMOS process.
The BJT formed so far has a very large collector resistance and hence a
smaller current drive. In order to improve bipolar perfonnar~ce,an n+ buried
layer can be added under the bipolar region. The same buried layer can also be
used under the PMOS device to increase latchup susceptibility. The substrate
can be changed to p- to reduce the collector to substrate capa.citance, a 2 p nepi can be used over the p- substrate to make the b i p o l i ~and PMOS in
'retrograde' n-wells. A Boron implant provides the p-well for the NMOS and
the isolation regions. This strudure requires two additional masks and one
more implant. The masks are for the buried layer and deep n+ plug contact,
and the implant is for the n+ plug. As shown in Figure 2.9(c), the final
structure uses CMOS plus 3 levels and 2 implants.
The BiCMOS process thus far has the limitation that the bipolar
devices are isolated by the p-well regions. This places a limitation on the
packing density in order to avoid punchthrough in the p- regions. If the
doping is increased, the collector to substrate capacitance on the sides will
increase. In addition, there will be a degradation in the NMOS mobility
because the pwell for the NMOS has to be counter-doped.
The packing density can be improved if the p buried layer under the p
well is self-aligned to the n+ buried layer without any mask. The process
starts out by forming n+ buried layers with a mask. Then an oxidation is
performed to obtained a thicker oxide on the buried layer and a thinner oxide
on the p regions of the substrate. This oxide is used as a mask to implant

boron to form the self-aligned p buried layer. Since the oxide grown on the
buried layer is thicker, more silicon is consumed over the buried layer. When
this oxide is etched out a step is created on the silicon surface. The intrinsic
epi grown next also has a step which can be used to define the mask for the n
well formation over the n+ buried layer. To eliminate the counter-doping of
the pwell for the NMOS, a near intrinsic layer is deposited and the n and pwell are formed in the epi in a self-aligned fashion. The side collector to
substrate capacitance is inaeased but the devices can also be packed more
closely together.
Furthermore, with one more mask a poly emitter can be used to
increase the performance of the bipolar transistor. The cross-section of the
final structure is shown in figure 2.10. It uses four additional masks to make a
high performance, non-self-aligned BJT with a CMOS process. The four
additional masks are for the p base, n+ buried layer, deep n+ contact, and
emitter definition.
Various advanced BiCMOS processes have been described in the
literature. Again, some of these processes use a non-self-aligned base-emitter
while other use a self-aligned base-emitter BJT. The reported f~ values range
fronn 3-6 GHz for the non self-aligned BJTs while its larger than 10 GHz for
the self-aligned BJTs. Figure 2.11 shows the final cross-section of a process
dev'eloped by Tektronix [33], which uses 4 pm deep trench isolation, 16 GHz
Bm;, and sub-miaon MOS channel lengths.
The design of BiCMOS processes requires careful optimi.zation of the
process parameters so that the performance of the devices are optimized. It is
highly desirable to have independent control of the key parameters of the
process. Some of the design considerations are desaibed next.
The epitaxial layer thickness is very important in the design of the
BiCMOS process. A thinner epi is required for a higher cut-off frequency and a
higher knee current for high injection effects. As the epi is made thinner,
however, the CMOS junction capacitances increases and the gate delay
inaceases [22].Thicker epi also helps the CMOS latch-up susceptiblility, though,
not significantly if there is a buried layer under the MOS device. 'The presence
of the buried layer is very effective in reducing the chance of latchup.
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Figure 2.10. CMOS plus 4 masks result in a BiCMOS stru.cture.

Figure 2.11.Final ams-section of the advanced process desiped by
Tektronix [33].

The collector to collector isolation could be formed with. the boron p
layer formed alongwith the buried p- layer for the NMOS device. If a low
doping is used then the spacing between collectors has to increaise in order to
red.uce the susceptibility to punchthrough. Higher p doping could allow the
devices to be placed closer but the sidewall collector to substrate capaatance
would inaease. Usually, the later approach is taken so that the d.evices can be
packed closely. With an inaease in process complexity, trench isolation can be
used to increase packing density without a harmful effect on the collector to
substrate capacitance.

The bipolar collector and the PMOS n-well are usually combined. As
already described, an intrinsic epi is preferred so that the n and p-well can be
independently tailored. Efforts should be made to reduce the well drive in
order to limit vertical and lateral diffusion of impurities. For some
a,pplications,the bipolar profile could be optimized using a mask with high
and low energy implants to obtain a required BVCEO and to reduce high
current effects.
The collector resistance of the bipolar transistor is an i:rnportant factor
m
i determining its high frequency response. With larger load. capacitance (>
IpF), the propagation delay of a gate could increase by 300% if Rc is increased
from 200 to BOOR [23] .
The optimization of the doping profiles of the BJT is also an important
factor in the design of BiCMOS process. In self-aligned emitter/base devices,.
the extrinsic and intrinsic base profiles are connected by a link region. The
link region is desired to be of high doping in order to reduce the extrinsic base
~~esistance.
A higher doped link region, however, results in a n+(emitter)/
p+(link) junction around the emitter perimeter and results in a high electric
fields [36]. When this junction is reversed biased, leakage a.nd hot electron
effects degrade the device and cause reliability problems. h~ ECL, the base
emitter junction is not reversed bias so this is not a problem. In BiCMOS,
Ihowever, the base emitter junction of the bipolars is reversed biased by the
:NMOS transistors which aid in discharging the base qui,cker. It is even
:speculated that in trying to create a very high performance BJT, it might be
impossible to achieve the requirements necessary for BiCMOS
In addition to the factors listed above, many other steps and implants
are shared and hence have to be optimized for both MOS and, bipolar devices.
Table 2.1 shows a typical process flow and indicates which steps are usually
shared between the MOS and bipolar [24].

Table 2.1.BiCMOS process sequence

I CMOSBaselineflow
p+ substrate
p-epi ( 5 ~ )
n-well/pwell
Tank drive
Poly buffer locos

(

Changes for Bipolar

I

p substrate
Buried n + / p layer
intrinsic doped epi ( 1 . 3 ~ )
Reduced driw time
High Pressure Oxidation
Deep Collector/n+ resistor
Base/P resistor

Vt implant

Gate Oxidation (ZOOA)

Thin p l y deposition
Emitter pattern/etch
Implant p l y emitter doping
p l y deposition/doping
Pattern/etch p l y
LDD pattern/implan t
SWO deposition/etch
Pattern/implant n+/p+ S/D
Anneal S/D
TiSi2 formation
Pattern/etch
Standard DLM flow

Aneal optimized for emitter

23. High Performance BJTs
2.3.1. Background
Silicon bipolar technology has progressed considerably over the last
dec,ade. The driving force behind the rapid advancement is the need to realize
hi&-speed bipolar logic and memory integrated circuits with small power
dissipation. The high speed bipolar technology has matured to a. stage where
logic circuits with gate delay of less than 100 ps have been brought to reality
[37], [38].The development efforts have mainly been driven by circuit
performance and not density. These high speed bipolar transistors are made
pos:jible by scaling down the device dimensions in the vertical and lateral

direction which results in reduced carrier transit time and the reduction of
device parasitics. Much effort has been directed to reduce the emitter
dimension, base resistance, and collector-base capacitance through selfalignment techniques and new device concepts which also reduce the active
area.

2..3.2.Advances in Bipolar Devices
Bipolar devices have been scaled down considerably over the last
clecade in order to achieve smaller and faster devices [371-[49:1. There are two
ways to scale a device down to smaller dimensions and increase their speed.
These are vertical scaling and lateral scaling.
Vertical down-scaling of a device results in shallower doping profiles
and narrow base widths in order to reduce the base transit time of carriers. A
reduced base width and hence the base transit time results in a smaller
emitter-collector charging time and a higher cut-off frequency fT. Shallow
l~ase/emitterjunctions and base widths have been obtained by a variety of
(techniques, namely, ion-implantation directly into silicon, ion-implantation
.through oxide and/or nitride films, and diffusion from a doped poly silicon
:film. The first technique is the most controlled one because it only has one
variable or controlling factor which is the ion-implantation itself. The second
method is also used widely because it can result in shallowc~junctions even
though there is an additional variable which is the thickness of the barrier
film. The third method is the least popular because it has to 'be very carefully
controlled with respect to poly thickness, dose in the poly, and diffusion
temperature and time. The ion-implantation is limited by tlne channeling of
boron ions (for an npn) in the silicon making it difficult to obtain very
narrow base-widths. Techniques to circumvent the problem of boron
channeling include the use of selectively implanted collector, which also
reduces Mgh current injection effects. In short, the vertical down-scaling of
bipolar transistors has not progressed much due to the limitations in
available technology. Use of advanced technologies such as MBE and selective
epitaxial growth of Si to form very narrow and abrupt junctions could be
explored.

The lateral miniaturization of devices can be categorized into two
groups; reduction due to device isolation, and reduction due to the device
itself. Conventional junction isolation is being replaced almolst entirely in
high speed devices by a combination of oxide and trench isolation technology
which causes a significant reduction in silicon real estate. Trench isolation is
used to isolate adjacent devices and oxide isolation techniques are used to
isolate the deep n+ collector plug and the intrinsic collector/base regions as
shown in figure 2.12.Deep trenches are etched using anisotropic reactive ionetching and an oxide or nitride sidewall is formed. The trench i:; filled with a
dielectric usually undoped polysilicon. The trench takes up less area and
provides a higher breakdown voltage and less parasitic capacitance. It follows
that the parasitics due to isolation decrease, more devices can be packed
closely, and the integration density increases.

Figure 2.12.Trench Isolation Structure

The most significant reduction in parasitics and area is obtained by
scaling down the device itself. Over the years, the development of bipolar
transistors from planar devices to super self-aligned devices constitute one of
the most important advancements in bipolar technology. The backbone of
these advancements, the self-alignment techniques, are discusseld in the next
section.

2.3.3.Self-Alignment of Devices
The application of self-alignment techniques have reduced the active
device regions significantly and hence reduced the parasitic components of
the device. The single self-aligned devices, SST (Super Self-aligned
'Technology) devices were a major improvement over their predecessors, the
planar BJTs [37]-[41].Figure 2.13 describes the process flow of a single selfiiligned BJT with trench isolation and recessed LOCOS.The single self-aligned
devices have the extrinsic base regions and contacts and intrinsic base self(aligned to the emitter. This is usually accomplished through the use of two
poly layers; a p+ poly layer used for the extrinsic base region and an n+ poly
used for the emitter, and hence the name 'double poly devices'. What this
implies is that only one masking step defines the above mentioned three
active regions. In an SST process, a mask is used to define the p+ poly and
align it to the intrinsic collector pedestal. This is a critical alignment step and
adds to device area due to the allowance in mis-alignment tolerance. The
definition of the p+ poly also defines the emitter region, and hence the
terminology 'emitter is self-aligned to the base' is used. Once the p+ poly is
defined, the intrinsic base is formed with a maskless implant. Sidewall spacer
technology is then used to separate the extrinsic base from the emitter and the
poly emitter is deposited. In this way, the emitter, intrinsic base, extrinsic base,
and extrinsic base contacts are all formed by one masking step and do not
need any alignment. There are still, however, two alignment steps necessary
in an SST device. One, which has already been mentioned, is the alignment
of the extrinsic base p+ poly to the intrinsic collector pedestal. The second,
occuring early in the process, is the alignment of th.e active device
region /intrinsic collector to the buried layer.
The double self-aligned devices, eliminate the masking step required to
lithographically align the extrinsic base p+ poly (could be single crystal silicon
also) to the intrinsic collector pedestal. Thus, one masking step forms the
intrinsic collector region to which the rest of the active device regions (the
extrinsic base contacts, extrinsic base region, intrinsic base, and emitter) are
aligned without additional masking steps. The intrinsic colJector pedestal is
still not aligned to the buried layer in the double self-aligned devices. Hence,
the collector-substrate capacitance and the active area of the device is not a

minimum. Examples of such devices are the SICOS, SDX devices and other
devices [42]-[47].
Table 2.2 shows the alignment of extrinsic and intrinsic device regions
in self-aligned BJTs. In single self-aligned BJTs, only the emitter is self-aligned
to the extrinsic and intrinsic base. In double self-aligned devices,, the emitter is
se1.f-aligned to the extrinsic and intrinsic base, which in turn, is self-aligned to
the intrinsic collector pedestal.
The goal in achieving double self-alignment is to align the extrinsic
base and its contacts to the intrinsic collector in addition to the self-alignment
of the base and emitter. There have been different reports of obtaining selfalignment of BJTs. The SDX process flow is shown in figure 2.15 [42]. Another
process called BASIC (Best Alignment with Sidewall Contacts) has been used
to achieve double self-alignment of B p s [44]. The inherent disadvantage of
the above mentioned two processes is the fact that the widths of the extrinsic
base contact region in SDX and the link-up region in BASIC are dependent on
the diffusion of boron in polysilicon which depends on the poly grain size
anti the anneal conditions.

Table 2.2. The alignment of intrinsic and extrinsic device regions in selfaligned BJTs.
Double
Triple
Single
Self-Aligned Self-Aligned Self-Aligned

I

p substrate

I

p substrate

(h)

Figure 2.13. Process flow of a single self-aligned BJT (SST).

P+

channel
stop

SCALING OF BJTz

* Ion-Implantation
* Ion-Imp. through films
* Diffusion from P6ly

f

* Junction Isolation
* LOCOS Isolation
Trench Isolation

Non Self-Aligned
* Planar BJTs

Single Self-Aligned (Emitter/Base/Extrinsic
* S T 1 [421
* SST 1A (with LOCOS) [44]
S T 1B (Selectively Implanted Collector) [451

Double Self-Aligned (Emitter/Base/ExtrinsicBase/ Intrinsic
Collector)
SDX (Selective Deposition by EXdiffusio) [421
SICOS (Sklewall Base Contacted Structure )[441
Symmetrical Bipolar Transistor [451
*EL0 BJT-3 [46]
Fully Single Crystal Contacted BJT [47l

Triple Self-Aligned (Emitter/Base/Extrinsic Base/Intrins;ic
Collector/ Buried Layer/ B.L.Contacts)
TED-2 [481
Triple Self-Aligned BJT (Proposed in this Thesis) [491

Fi<gure2.14. A categorical representation of the scaling of BJTs and the various
devices.

The SICOS (Sidewall Base Contacted Structure) BJT allows for a
:significant reduction in the collector-base junction area, the base resistance,
and buried collector area [44]. Figure 2.16 shows a cross-section of the SICOS
npn transistor. The SICOS structure has the least Ccb due to the fact that the
collector-base junction area is a minimum. The main process issue in the
SICOS device is the optimization of the sidewall poly contact and its doping
level. Increasing the thickness of the poly, WBC,
will result in a lower
extrinsic base resistance. However, if the thickness is increased too much, Ccb
will increase due to the increased area between the p+/n- junction.
Decreasing the poly thickness will decrease the collector-base capacitance but
at the expense of increasing the base resistance.

Boron

t t t t t t t

Initial Structure Formation
Boron Ion Implantation
Wet Etching of p l y -Si and oxide to
expose n- Si

SeIecLive wet ply-etching
This step defines emitter width

Emitter

Deposition of undoped ply-Si
Exdiffusion of boron into polySi

Poly oxidation
Emitter window opening
Poly Emitter formation

Figure 2.15. An example of SDX transistor process flow
(shown without buried collector) [42].

Figure 2.16. Cross-section of a SICOS npn transistor [44].

The other three double self-aligned devices reported to date [45]-[47]1
utillize the selective silicon growth technique which will be described in the
next section. As will be described, selective silicon growth can help reduce the
parasitics of devices and increase the packing density. Before explaining the
device applications of selective silicon growth technology, it is necessary to
review the technology and understand the growth phenomena related to the
defects in the material. This understanding is necessary because the main
objective of this work is to characterize the defects in the material. The other
two double self-aligned BJT devices will be detailed later in the clhapter.
2.4. Selective Silicon Growth
2.4.1. Background

The word epitaxy is derived from the greek words 'epi' (on) and 'taxis'
(arrangement). In semiconductor technology, epitaxy refers to the growth of a
single crystal semiconductor upon a single crystal semiconductoir substrate. If
the substrate and the material grown on the substrate are of the same type, the
growth is referred to as 'homoepitaxy'. If the substrate and material grown on
it are of different type, the growth is referred to as 'heteroepita~xy'[501. The

substrate acts as a seed crystal and the source of the single crylital layer grown
on the substrate is provided externally. The chemical state of the source can
vapor, liquid, or solid. Due to this fact, epitaxy is can be categorized into 4
types depending on the state of the source supplied. The growth of a
c.lystalline layer from vapor phase is called Vapor Phase Epitaucy (VPE) and is
the most common form of epitaxy used in silicon technoliogy. The other
ionns of epitaxy include Liquid Phase Epitaxy (LPE),Solid Phase Epitaxy (SPE),
imd Molecular Beam Epitaxy (MBE). LPE and MBE are more prevalent in m-V
imd 11-VI compounds.
Conventional full wafer silicon epitaxy is a form of VPE. This
technique is used to form epitaxial silicon for intrinsic collector over the
buried layer in a BJT or to form epitaxial silicon for the wells in CMOS to
reduce latchup. Selective silicon growth is a form of VPE and is identified to
be a key technology of the future [51], [52].Structurally, selective silicon
growth can be classified into three types. These are Selective Epitaxial Growth
(SEG), Epitaxial Lateral Overgrowth (ELO), and Confined Lateral Selective
Epitaxial Growth (CLSEG). Figure 2.17 depicts these three types.
SEG is formed by opening seed windows on an oxidized silicon
substrate which is typically <loo> orientation. Epitaxial growth is initiated
selectively in the seed windows at the exposed silicon regions. The growth is
referred to as SEG when it is confined within the oxide walls and it reaches
the level of the oxide. If the growth is continued, silicon will grow laterally
over the masking oxide to produce a single crystal layer of silicon called ELO.
The vertical to lateral growth ratio (aspect ratio) for EL0 is about unity. Thus
EL0 cannot be used to obtain thin wide slabs of silicon over oxide. A selflimiting Chemical-Mechanical Polishing (CMP) process can be used to
planarize the EL0 to obtain a desired final thickness. The technique works by
taking advantage of differences in etch-rates of silicon and the etch stop layer.
The etch stop layer which could be oxide or nitride, is deposited before the
growth and determines the final EL0 thickness. CMP can provide excellent
uniformity and control of the final film thickness [53].An alternative to CMP
to achieved thin-wide silicon slabs is CLSEG. This technique of filling a lateral
cavity whose walls are made of dielectric material with single crystal silicon.
The growth conditions for SEG, ELO, and CLSEG are similar and will be
described in a later section.

<loo>
Silicon
SELECrrVE EPITAXIAL GROWTH (SEG)

<loo>
Silicon

EPITAXIAL LATERAL OVERGROWTH(ELO)
Nitride

Via
Hole

L

<loo>
Silicon
CONFINED LATERAL SELECllVE EPlTAXIAL
GROWTH (CLSEG)
Figure 2.17. Various types of selective silicon growth techniques.

2.4.2. Bulk Epitaxial Growth
Full wafer silicon epitaxial growth is a key step in semiconductor
i'industry. The development of silicon epitaxy gave way to bipolar transistors
with low collector resistance and CMOS with higher latch-up susceptibility.
'Epitaxial deposition is a very complex CVD process. There are five basic steps
to all CVD processes. These are; 1) the transport of reactants to substrate
surface, 2) the adsorption of reactants to substrate surface, 3) the chemical
reaction on the surface resulting in the formation of the film and reaction
products, 4) the desorption of the reaction products from thle surface, and 5)
the transport of the products from the surface. A. S. Grove developed a
simple model based on step 1 and 3 alone, which explains .the basic growth
phenomena observed [501, 1541. The Basic Grove model makes the following
predictions, 1) The growth rate is linearly proportional to the! mole fraction of
the reactant species, 2) the limiting cases of the growth rate can make it
surface reaction controlled or mass-transfer controlled.
GR=ksC~Y
/ Ni
GR-hg CTY / Ni

(surface reaction)
(mass tra.nsfer)

The surface reaction rate constant, ks, is assumed to have an arrehenius
relationship, k, = be-Ea/kT and hg is the gas phase mass transfer coefficient
and can be expressed as a ratio of the effective diffusion constant to the
distance over which diffusion takes place. The first prediction is true for low
mole fractions of the reactant species for silicon because one of the reaction
products is HCl. HCl starts to etch the silicon as the mole fradon increase and
hence the model starts to deviate from reality because the :reaction products
are not modelled. hg is relatively temperature independent and hence the
growth rate is more temperature dependent in the surface reaction regime
than it is in the mass transfer controlled regime. Figure 2.18 depicts the
growth rate versus temperature for various gas sources and the two regimes
are clearly noted. At higher temperatures, ks >> hg and the growth rate is
limited by mass transfer which is rather temperature independent. At lower
temperatures, ks cc hg and the growth rate is surface react:ion limited and is
dependent exponentially on temperature due to the ks dependence.

TEMPERATURE PC)

Figure 2.18. Silicon epitaxy growth rate as a function of temperature for
various gas sources.

2.4.3. Selective Epitaxy
Selective silicon growth has been accomplished i:n a standard
commercial LPCVD epitaxial reactor. H2 is used as th.e carrier gas,
dichlorosilane (SiH2C12) as the silicon source and HCl helps maintain growth
selectivity over oxide by etching the nucleated polysilicon. Typical
ternperature ranges from 850 to 1050'C and pressures from 10 tc, 150 Torr [55]-

[a].
In addition to SiH2C12, SiHC13, Siw, and Sic4 can also be used to form
Si epitaxy. Sic4 has been used most widely to obtain full wafe!r epitaxy with
hydrogen reduction. Using Sic4 causes very little deposition on the reactor
wa~lls,thereby reducing the frequency of cleaning and also c~ontamination.
The deposition temperature of Sick, however, is about 100-20OT more than
the other sources. SiH4 can also be used to deposit epitaxy layer at
temperatures less than 1000T. The main advantage of SiH4r is that it can
pyrolyze at lower temperatures and causes heavy deposits on the reactor
walls. Use of S i w does not produce HC1 and hence Si- cannot be used to

produce selective growth where poly nucleation on the oxide is not possible.
The addition of HCl is necessary to maintain growth selectivity over oxide
when using S i Q . Dichlorosilane (SiH2C12)has become the preferred source
for selective epi due to the following reasons [57].
(i) lower temperature growth is possible
(ii) higher conversion rate of silicon is possible as connpared to other

8-.
(iii) more reduced pressure selective growth is possible as compared to
Si&.
(iv) lower or no nucleation density over the oxide. Usually HC1 is
added to enhance growth selectivity.
Maintenance and control of selectivity of the silicon growth over the
oxide is the key to selective silicon growth. Classen and Bloem studied the
nucleation of silicon over oxide at atmospheric pressure and compared the
!5iH2C12,SiHC13, S m , and S i Q + HC1 sources [58]. They used a horizontal rf
:heated reactor and the water and oxygen content were b l o w lppm. The
nucleation density of poly over oxide increased with deaeasiing temperature
for the Sib based compounds. Since there is no HC1 production during the
use of S w , addition of HCl decreases the nucleation density by 2 orders of
magnitude. The greater the chlorine content, the smaller the nucleation
density. For SiH2C12 and SiHCl3, the saturation nucleation density decreased
with decreasing temperature. The nucleation density was also reduced by
decreasing the pressure. This is due to the fact that the critical radius for
nucleation is increased as the pressure is decreased.
Using DCS, the reaction controlling the deposition is [581,
SiH2C12 (8)<===> Sic12 (g) +H2 (g)
SiC12 (g) + ( 0 ) <===> Sic12 ( 0 )
SiC12 ( 0 ) + Hz (g) <===> Si(0)+ 2 HCl (g)
where (g) means in the gas,
Si(0) means a silicon atom on the surface.

(0)

(2.10)
(2.11)
(2.12)

means a free surface site, and

Silicon is produced and can be incorporated at the exposed seedholes or
at the insulator surface. KaZl is a by-product which is free to etch the silicon
adatoms by the reaction,

Thus, careful optimization of the HCl content in the gas ambient can
achieve perfect selectivity with no nucleation over the oxide. 1The nucleation
of silicon on a foreign substrate like oxide or nitride needs a higher
supersaturation than nucleation on a clean silicon surface because the
adsorption energy for silicon on foreign substrate is higher. Once the silicon
adatoms start to nucleate on the insulator surface they start to fc~rmclusters. If
the cluster exceeds a critical size (supercritical cluster) further growth is
favorable. Clusters that are smaller than the critical size do inot grow and
eventually decay. Thus the cluster sue can be maintained below the critical
size by increasing HC1 content which will etch the clusters before they grow or
by decreasing the pressure which increases the critical sue need.ed for further
growth. In addition, the onset of nucleation on the mask is a function of
temperature and the mask material and its cleanliness.
Prior to performing a selective epitaxial growth, an in-situ native oxide
rernoval is performed by a short H2 bake in the temperature rstnge of 700 to
950%. The hydrogen plays a vital role in the reaction which etclhes the native
oxide by the following chemical reaction [SS].
Si(0)+ Si02+ H2 ===> 2 SiO + ( 0 ) + H2

(2.14)

The same reaction can etch the masking oxide during the preclean and
epiitaxy growth. The formation of SiO can occur via the above
disproportionation reaction if there is sufficiently low oxygen and moisture
partial pressure, the supply of silicon to the reaction sites is possible, and the
transport of the reaction products is possible. These conditions are met in a
CVD epitaxy reactor and hence the oxide can deteriorate. The rate of oxide
degradation can increase with decreasing oxide thickness and th~eaddition of
silicon containing species to the ambient [59].

Friedrich and Neudeck applied previously publisl~ed results on
Si/02/H20/Si@ equilibrium data to predict an operating range required for
good quality material growth in commercially available reactors [60]. There
exists critical pressures for water vapor and oxygen below which etching of
silicon takes place by the following reactions.

Above these critical pressures, oxidation of silicon occurs. For a clean
and oxide free surface required for good quality epi growth., the conditions
:should be chosen to prevent oxide growth. The dominant source of
impurities (moisture and oxygen) is the hydrogen carrier gasl since it is used
for the bake. Low partial pressures of oxygen and water vapor can be achieved
by low pressure CVD systems and point-of-use purification of the gases.
Increasing the moisture content, for a given chamber pressure will increase
the partial pressure above the critical limit (also determined 'by the operating
temperature) and this would result in oxidation.
2.4.4. Defects in Semiconductors

Crystal defects are generated in semiconductors during their growth or
as a result of subsequent processing. A crystal defect is any perturbation in the
perfect long range order of the crystal lattice. The crlystal defects in
semiconductors can be classified in 3 different categories described next [61],
[621.
2.4.4.1. Zero-Dimensional or Point Defects.

The most elementary point defect in silicon is a vacancy. It is present
when an atom has been moved from its lattice site to the surface of the crystal
as a result of thermal fluctuation. Point defects of this type are known as
Schottky defects and their energy of formation is about 2.3 eV and an energy
of migration of about 0.18 eV. These defects are shown i.n figure 2.19(a).
Another type of point defect is the interstitial. This defect occurs when an

atom moves and occupies one of the many interstitial voids with the crystal
structure as shown in figulr 2.19(b). The energy of formation of interstitials is
about 1.1 eV, the number being higher for a more closely packed crystal
structure. A vacancy-intersitial pair, also called Frankel defect:, occurs when
an atom moves from its regular site to an interstitial position.

Figure 2.19. Point defects in silicon. (a) Schottky defects, (b) hterstitials,
(c) Frenkel defects.

2.4.4.2. I-Dimensional Line Defects
A dislocation is a one-dimensional line defect formed i:n the crystal.
Dislocations could occur when the crystal is subjected to stresses higher than
the yield strength of the material. There are two types of dislocations, namely;
edge dislocation and screw dislocation.
A most valuable parameter to define the state of slip tha~tgenerates a
dislocation or has been generated by a dislocation is the Burger's vector. It
specifies the distance and direction by which atoms in one plane have moved

with respect to atoms in another plane. Screw dislocation are found in many
processes specially in the growth of crystals in general. The criteria which
differentiates a screw dislocation from an edge dislocation is that the burger's
vector for a screw dislocation is parallel to the dislocation. Screw and edge
d.islocations are depicted in figure 2.20. The slip plane is the plane along
which the crystal has moved to result in the defect. In silicon1 the slip planes
are (111)family of planes.

(a)

(b)

Figure 2.20. (a) Screw dislocation, and (b)Edge dislocation.

2.4.4.3. 2-Dimensional Defects

Examples of 2-dimensional defects in silicon are stacking faults, twin
'boundaries, grain boundaries, etc. Stacking faults are perhaps the most
important type of defect occuring in epitaxial films. Stacking fault occurs
during the growth of the crystal if there is a small growth area which is
mismatched with respect to the substrate. On disruption, the layers continue

to grow in the new sequence with in the fault. In (100) silicon, stacking faults
propagate along the (111)planes.
Twinning is another form of 2-dimensional defect that may occur in
crystals. Its presence implies a high dislocation density. Twinning occurs
when one portion of the crystal lattice takes up an orientation with respect to
another with the bounding surface called the twinning plane. As shown in
figure 2.21, the darker atoms are in the twinned region with AA'as the
twinning plane.

Figure 2.21. Twinning in a crystal.

2.4,s. Sidewall Defects Studies and Device Applications
One cause of defects could be polysilicon nucleation on the sidewall
oxide and then their incorporation into the SEG film [MI. As already
mentioned, polysilicon is nucleated on any oxide surface preseint during the
SE(3 growth. The defects due to this could be minimized, however, because
the polysilicon nucleation can be suppressed if HC1 is added to the gas
ambient and growth pressure is reduced to achieve selectivity.
At the Si/SiO;! interface, strain is generated due to the dif~ferencein the
thermal expansion coefficients across the interface [72]. These locations of
high strain give rise to stacking faults as a strain relief mechanism. Shear
strain measurements made in the overgrowth indicated that samples with
low stacking fault densities had high shear strains but samples of low stacking
fault density had very low shear strain. It is postulate that these faults are
generated during the cooling of the structures after the oveirgrowths are

formed. It was suggested that the internal strain could be reduced if (i) thinner
insulating films are used, (ii) the edges of the insulating film be tailored to
reduce the local strain, (iii) match the thermal expansion coefficient of the
insulator to silicon, (iv) alignment of the patterns edges along the <loo>
direction and (v) reduction of the growth temperature to minimize the
ciifference in thermal expansion.
The other reason of the sidewall defects could be the result of weak
bonding between the SEG and the oxide resulting in dang1in;gsilicon bonds.
The evidence for this includes enhanced diffusion of impurities along the
interface and enhanced oxide etch-rate along the sidewall. interface. The
defects at the interface, as will described next, are not the major source of
leakage current at the edges.
The selective epitaxial silicon/oxide interface is unusual and different
than the thermally grown oxide/silicon interface. This interface and the
defects at and close to it has been one of the factors p:reventing more
widespread use of selective growth. Numerous studies have been performed
.where devices such as diodes, CMOS, and bipolar transistors have been built
to extract information about the sidewall defects and examine the operation
(of the devices in the silicon material. Some of these studies a.nd there results
will be described next in this section
Kurten et.al fabricated diodes in the SEG material which was grown in
an AMC 7000 barrel reactor by decomposition of DCS at 950% and 40 Torr [631.
n- and p- doped silicon were selectively grown on n substrates. Boron was
implanted and a pn junction was created near the silicon surface in one case
and at the epi-substrate in the other case. They reported leakage currents of
less than 10-8/cm2. The typical structures of the diodes used to extract sidewall
defect information is shown in figure 2.22. Endo et.al also fabricated diodes
with the junctions intersecting the sidewall oxide and compared the reverse
The SEG isolated diodes had
leakage currents with LOCOS isolated diodes [MI.
leakage currents larger by an order of magnitude than the LOCOS isolated
devices. The trench sidewalls were oriented in a <loo> direction, on a (100)
wafer which shows less defects along the sidewall interface than <110>
orientation. The junction leakage currents depend on the growth
temperature, sidewall orientation and sidewall material [651. A lower growth
temperature usually reduces the leakage currents. The oxide/Si sidewall

interface is better than the nitride/Si interface but the leakage of the
oxide/silicon interface is still larger than LOCOS.

n substrate
Figure 2.22. SEG isolated diode used to study the sidewall defects.

Pai et.al also fabricated n+/p diodes in oxide isolated SEG material
shown in the previous figure [66]. The leakage currents they reported were in
the order of 3-4x10-8 A/cm2 at 5V reverse bias and over most of the
deposition conditions. In addition the SEG thickness uses by th'e authors was
~ O O Oand
A 3200A. For these thicknesses the depletion region would extend
do.wn to the substrate and the leakage due to the substrate/epi and
sul>strate/epi/oxide corner would be incorporated in the measure current
density.
SEG was first applied in a novel CMOS isolation technology [631, [651[68]. SEG isolation for CMOS has advantages over LOCOS beca,use LOCOS is
known to suffer the disadvantage of decreasing device width due to lateral
oxide under the nitride mask, the effect known as bird's beak. Trench
isolation can provide fine device isolation with high aspect ratio geometry
but adds process complexity. Use of SEG isolation could be preferable due to
many reasons, some of which are fine and deep isolation, sirnpler process
than LOCOS,etc. The process flow for a CMOS isolated using SEG is shown in
figure 2.23. NMOS and PMOS devices have been fabricated which exhibit
good device characteristics. The leakage currents in these MOSFETs however
were larger than LOCOS devices and were attributed to the defects and
stacking faults observed at the sidewall oxide edge. The junction leakage

current levels at 5V supply were of the following increasing order: LOCOS <
Oxide<100>Sidewall
nitridecl lO>sidewall < nitride<1100> sidewall <
Oxide<llO>Sidewall. The authors have also used a poly sidewall spacer to
protect the sidewall oxide during the SEG growth, but again the leakage
currents through the sidewall junction are higher than LOCOS and the
material close to the interface shows many defects and stacking faults by TEM
analysis.

Figure 2.23. CMOS isolation by SEG.

The edge leakage for MOS transistors is one of the main hurdles in the
use of selective epitaxial growth and its applications to CMOS isolation. The
only parameter extracted from the MOS transistors is the edge leakage
current. These leakage currents are reported to be hi;gher for NMOS
transistors than for PMOS. They typically decrease with decreasing growth
temperature, pressure and HCl gas concentration [68]
The sidewall defects are even more important in bipolar transistors if
the sidewall defects are intersected by junctions and/or depletion regions,
specially in high speed pedestal type devices [69].These defects may act as sites
for enhanced diffusion and generate electrical shorts or pipes from the
emitter to collector. If the emitter is touching the sidewall and will be in the

area of defects, the emitter dopants will be able to diffuse through these
defects creating a resistive path or 'pipe' from the emitter to collector. In
addition, the leakage currents through the base/emitter and base collector
junctions will degrade device performance. These defects close to the sidewall
interface have not been quantified or identified in detail and the tolerable
limit of these defects in bipolar transistors has not been establish-ed.
Two direct efforts to quantify the epi/oxide interface were done by
Friledrich and Neudeck [70] and Klaasen and Neudeck [71]. In the first study,
silicon/oxide interface created by EL0 of silicon over oxidized poly-silicon
gates was studied by interface state density measurements through a novel 3dinnensional capacitor. At mid-gap, these states were measure~dto be about
2x1 011 cm-2/eV which is comparable to the thermally oxidized silicon/oxide
interface. That study showed that the defects at the interface are not the major
source of the leakage problem. One possible reason could be the fact that there
is s~ vast supply of hydrogen available from the growth ambient to neutralize
the interface states. In the second study, a sidewall gate controlled diode was
fabricated and used to study the sidewall defects. The gate controlled diode is a
very good diagnostic tool because it can give an indication of' the sidewall
interface, the bulk epi close to the sidewall interface, and the bulk epi further
away from the interface. Although the gate controlled diode structure used
was a very complicated one, it also gave evidence that the defects present are
bulk defects near the interface and not the dangling bonds or other defects at
the interface. Figure 2.24 shows the cross-section of the sidewall gate
controlled diode used in that study.
Many advanced devices have been proposed and built using selective
silicon growth. SEG and EL0 give the flexibility to design bipolar devices with
mirlimum parasitic capacitances and have a pedestal like structure. Three of
the double self-aligned devices reported earlier and mentioned in section 2.3
use SEG and EL0 to make the device regions [45]-[47]. Tang et.al reported a
symmetrical bipolar structure [45] which starts out by etching a trench in an
oxide/poly/oxide sandwich to form the seed and then simultax~eousgrowth
of SEG in the seed region and deposition of poly in the field region. The poly
is then etch off and the SEG is used as the active device region. The poly
sanldwiched between the oxide is used as the sidewall base contacts as shown
in figure 2.25. The reported gain of this device were less than 20, probably

'because of the defects at the sidewall regions. The ideality factors for the B/C
and B/E diodes were 1.3 and 1.47 indicating the excessive recombination
taking place near these junctions.
Another structure using SEG and CLSEG has also been proposed [46].
The novel structure uses single crystal CLSEG silicon to mi&e the sidewall
base contact, thus reducing the extrinsic base resistance. The device also has
greatly reduced collector-base capacitance and provides great promise for high
speed applications. The junctions of this device intersect th~edefective SEG
sidewall and hence its satisfactory operation would be limited by the leakage
currents due to the defects. Figure 2.26 shows the final cross-section of the
entire device.
A single crystal contacted BJT is reported which uses SEG and EL0 to
make the device contacts [47]. The main advantage of this clevice is that the
active region is formed in bulk silicon and the junctions and depletion
regions intersect thermally grown oxide on bulk silicon rather than EL0 over
oxide. Single crystal base contacts give a very low extrinsic base resistance
which should improve its frequency response. The device uses impurity
enhanced oxidation to self-align the emitter to the extrinsic base.

Figure 2.24.Cross-section of the Sidewall GCD used in Ref. 68.
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Figure 2.25. Major steps in forming the symmetrical bipolar transistor.

Figure 2.26. Single crystal contacted BJT using SEG and CLSEG.

2.5. Chapter Summary

This long and extensive chapter reviewed the basics of BiCMOS
1rechnology, high speed bipolar transistors, and selective silicon growth.
HiCMOS technology has been identified as a very important ttxhnology of the
future and provides a way to increase circuit speed without scaling the
tiimensions aggressively. The high transconductance of a bipolar transistor is
utilized to increase the current drive while maintaining the low dynamic
power of CMOS. Process optimization is the main issue in BiCMOS, and it is
very important to maintain the key process steps independent in the CMOS
and Bipolar so that their performance is not compromised.
Even though bipolar transistors require a high power consumption,
they are used when very fast operating chips are required. The fastest chips
and memories have been made in Emitter Coupled Logic using self-aligned
13JTs. The single self-aligned BJT has been established and has proved its
performance superiority over the non-self-aligned BJTs. The double selfidigned BJTs have the intrinsic and extrinsic base self-aligned to the intrinsic
collector pedestal in addition to having the emitter self-aligned to the base.
'I'his reduces parasitics, especially the collector base capacitance. No device has
Ixen proposed yet where in addition to being double self-aligned, the intrinsic
~mllectorpedestal is self-aligned to the buried layer.
Finally, the basics of selective silicon growth were reviewed. Selective
!Silicon growth has also been identified as a very important tcxhnology of the
future and allows the conception of novel CMOS, BJT, and BiCMOS
r;tructures. Selective growth is typically obtained with dichlorosilane as the
;gas source, hydrogen as the carrier gas, and HC1 to maintain growth
selectivity. Other sources of silicon can also be used. The main issue in the
:material quality of selective silicon growth is the generation of defects at and
close to the epi/oxide sidewall interface. Numerous advanced device
structures have junctions and depletion regions intersection the defective
sidewall. These defects need to be characterized and contrlolled, if the full
potential of selective silicon growth is to be realized.
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CHAPTER 3
3-DIMENSIONAL BICMOS PROCESS
3.1. Introduction
This chapter describes the motivation and process design of a novel 3di~nensionalBiCMOS process which uses selective epitaxial growth and
epitaxial lateral overgrowth of silicon to make the devices. The proposed
BiCMOS process shows promise due to its 3-dimensional nature, novel
improvements, and compatibility with existing technology. The entire
fabrication process uses 12 masks to first metalization. Section 3.~2presents the
motivation behind the BiCMOS process. Section 3.3 describe:^ the process
fea.tures and details the fabrication sequence. The work described in this
section was done in collaboration with Mr. S. Venkatesan. Section 3.4
presents SUPREM4 and PISCES 11-B device simulation results for the bipolar
device of the BiCMOS cell. Section 3.5 and 3.6 discuss the layout and delay
time considerations of a modified BiCMOS inverter circuit:. Section 3.7
presents a simplified BiCMOS process which maintains the key features of the
advance process. Finally section 3.8 presents the chapter summary.
3.2. Motivation

As desaibed in chapter I, BiCMOS and selective silicon tlechnology are
two very important technologies of the present and the future. The
integration of CMOS and bipolar technologies on the same chip allows circuit
designers to take advantage of the low power dissipation of the CMOS and
high transconductance of the BJT. As a result, a BiCMOS gate has better drive
capability than CMOS, while maintaining low total power consumption.
Antother issue related to BiCMOS is the continuous effort to increase
integration densities. Three dimensional integration should provide a viable
solution to improving packing densities. To address the above mentioned

issues, a 12 mask BiCMOS process was designed which incorporates a 3dimensional CMOS and a high performance bipolar transistor. The key
feature of the process is the use of separate thicknesses for the epitaxial silicon
layers used in making the bipolar and the CMOS. This allows independent
control of the bipolar collector to emitter distance and hence, the collector to
emitter breakdown voltage. The process features and the fabrication sequence
are described in the next section.

3.3. Process Sequence
3.3.1. Rocess Features
The novel 3-D BiCMOS process uses Epitaxial Latera.1 Overgrowth of
Silicon for the 3-D integration and the inherent merging of the devices. The
result of the process is a 3-D CMOS with its output inherently merged with
the base of the bipolar transistor as shown in figure 3.1. The bipolar transistor
of the BiCMOS cell bears similarities to the super-self-aligned BJT with some
additional improvements. An important feature of the bipolar transistor is
the independent control of its collector-emitter breakdown voltage which
allows for the design of BiCMOS process for speed or power applications. The
bipolar transistor has a self-aligned base/emitter and incorplorates additional
improvements. Due to the fact that the bipolar transistor is :fabricated from a
trench, the buried layer is contacted through an arsenic doped poly-silicon
layer. The novel collector contact engineering results in a significant
reduction in active area and collector-substrate capacitance. The emitter and
base are non-overlapping, which will reduce the parasitics of the device. The
extrinsic base contact to the BJTs consists of single crystal !silicon and hence
will reduce the base resistance [I]. The 3-D CMOS is fabricated with a dual
gated inverted PMOS device in the SO1 silicon stacked over an existing
NMOS device which is fabricated in the silicon substrate. This structure is the
same as that described in [21. It reduces the active area by at least a factor of 3
and does not need any deep drive-in steps or long anneals. Whereas in the
earlier 3-D CMOS process, a seed hole was 1ithographic:ally defined for
selective epitaxy, the BiCMOS process incorporates a seed-hole self-aligned to
the shared polysilicon gate. This results in a smaller device area compared to

the device discussed above. Perhaps of greater importance is the reduced time
required for epitaxial lateral overgrowth. In the case where tlhe seed-hole is
lithographically defined, alignment tolerances force the seed-hole to be
sufficiently separated from the gate. The epitaxial silicon then has to grow
laterally for a while prior to nucleation over the gate. Moreover, the thickness
of the overgrown silicon is also reduced. The difficult metal contacting
scheme in the device structure of [2] is partially alleviated through the use of
polysilicon contacted source and drain regions. The NMOS device maintains
its immunity to hot-electron degradation with the help of a LDD structure
wlhich reduces the surface electric fields near the junctions. The inverter has
been shown to have excellent transfer characteristics with symmetrical
s~ritchingof both the NMOS and PMOS transistors [2] (For further study of
the 3-D CMOS consult [3]). The Bipolar and CMOS are merged using a
monocrystalline silicon local interconnect, which is also formed using ELO. It
is important to note that while the process is desa-ibed for a merged structure,
the CMOS and bipolar could be isolated if placed farther apart or by the
addition of a masking step to etch the silicon interconnect off.

Dual
Gate

I

Poly
Emitter

Collector

p substrate

Figure 3.1. Final cross-section of the 3-D BiCMOS cell.
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3.3.2. Process Sequence
The cross-sections of the process steps are shown in figure 3.2. In the
following, each of the cross-sections is explained in detail.
(:a) The process begins by using a mask to define the recessed LOCOS
isolation on a p type <loo> wafer. This is the first masking step of the
process. After the recessed LOCOS, the cross-section is shown in figure
3.2 (a). Trench isolation could also be used instead of recessed LOCOS.
((b) The NMOS threshold implant could now be performed without a mask.
Mask#2 is then used to cover the CMOS active area and the silicon is
etched in the bipolar region using RIE or a controlled wet etch. This
forms the bipolar trench and determines the collector/base to buried
layer distance. Following the formation of the trench, arsenic can be
implanted to form the buried layer. The cross-section at this stage is
shown in figure 3.2(b).
(c) The photoresist is then removed and the NMOS gate oxide is grown
over the CMOS region and the buried layer. This step drives in the
buried layer and heals any RIE damage. The moss-section is shown in
figure 3.2(c).
(d) In the next step, a layer of poly is deposited and implanted with arsenic
for the gate. The poly is then oxidized and this oxide will form the top
gate oxide. Then a layer of poly and nitride is deposited. These two layers
are deposited to protect the top gate oxide during subsequent steps. Then
RIE is used with photoresist as a mask to etch through all 4 layers and
define the gate stack and leave a thin (-1000A)of oxide. This was the
third masking step. Mask#4 is used to etch the remains of the stack on
the sidewall of the bipolar trench. NMOS LDD implant is then
performed through the oxide over the source/dra~in regions. The
structure is shown in figure 3.3(a).
(e) An oxidation is performed to oxidize the sidewall of the gate. Then
nitride sidewall spacers are deposited after which the oxide over the
NMOS source/drain regions and the buried layer is etch off using a wet
etch. Cross-section is shown in figure 3.3(b).
(fl A polysilicon layer is deposited and doped with arsenic using
implantation or in-situ doping. This poly layer will form the contact to
the buried layer and can also be used as a source of arsenic to diffuse the

extrinsic n+ source/drain regions. The poly layer is then oxidized. The
oxidation drives in the source/drain regions as shown in figure 3.3(c).
(g) Then the poly is defined using RIE and mask#5. This poly is also used as
a runner to make the contact for the source. The sidewall ad the exposed
poly layers is then oxidized. The nitride sidewall spacer protects the thin
oxide under it. A Cross-section at this step is shown in figurle 3.4(a).
(h) The nitride on the sidewall and on top of the stack is etched off. Plasma
nitride is deposited and defined using mask#6. It will be usled as an etchstop for chemical-mechanical polishing. Mask#7 is used to etch off the
thin oxide on one side of the gate using RIE to open the seed-hole which
is self-aligned to the gate. The poly over the gate stack is u:wd to protect
the top gate oxide during the opening of the seed-hole. (Figure 3.4(b))
(i) Mask#8 is loosely placed over the bipolar region and the bipolar seedhole is also opened using RIE. The poly over the gate is etched and the
silicon surface is treated to remove the RIE damage. The wafer is now
ready for selective growth of silicon as illustrated in figure 3.4(c).
(j) SEG and EL0 silicon is grown in an RF heated pancake type epitaxial
reactor, using DCS as the source of silicon, HC1 to prevent nucleation,
and hydrogen as the carrier gas. Silicon grows from the two seed-holes
and merges in the central region of the structure. The silicon is grown
laterally till it completely grows over the gate. EL0 Silicon is then
planarized using CMP and the nitride as the etch-stop. The cross-section
at this stage is shown in figure 3.5(a).
(k) The plasma nitride is then removed and a gate oxidation fbr the PMOS
top gate is performed. Mask#9 is used to define the bipolar region by
implanting the intrinsic base through the gate oxide and then etching it
off. The aoss-section is shown in figure 3.5Cb).
(1) A polysilicon layer is deposited for the top gate and it is oxidized. Then
mask#lO is used to define the gate stack over the CMOS region and the
emitter over the bipolar region. Nitride sidewall spacers are formed on
the gate and emitter stacks. These spacers define the link-up region in
the bipolar base.
(m:) Then a poly layer is deposited and implanted with boron. This layer is
subsequently used as to diffuse in the heavily doped extrinsi,~p+ regions.

(n) The p l y layer is then defined using mask#ll to form the contacts which
could also be used as runners. Plasma oxide is deposited and the contacts
are opened using mask 12. The contacts can be silicided and the wafer is
then metalized. The final cross-section is shown again in figure 3.6(b).
The 3-D BiCMOS process has the following features in the structures.
:L. It has an inherently merged BJT and CMOS for reduced active area.
:2. The CMOS is stacked as has been previously reported [2], and uses 2 gates

for the PMOS device.
:3. The seed-hole for the CMOS is self-aligned to the shared gate
~4.The bipolar has a self-aligned base/emitter which is non-overlapping.

5. The bipolar has a novel ply-silicon collector contact to the lburied layer.
6. There is independent control of the key parameters of the process such as
the bipolar epi thickness.
7. The bipolar has monocrystalline silicon extrinsic base conta'cts.

L

(c)
Figure 3.2.3-D BiCMOS process sequence.

(c)

Figure 3.3.3-D BiCMOS process sequence.

(c)
Figure 3.4.3-D BiCMOS process sequence.

Figure 3.5. 3-D BiCMOS process sequence.
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Figure 3.6.3-D BiCMOS process sequence.
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3.4. Simulation Results
3.4.1. Process Simulation

In the development of a fabrication process, it is necessary to obtain the
process parameters and fine tune them to achieve the desirable doping
profiles. SUPREM4 process simulator was used to accomplish this task. The
process steps had to be fine tuned to optimize both the bipolar and CMOS
doping profiles. The goal was to obtain doping profiles and parameters
similar to state of the art devices. Figure 3.7 shows the 2-D doping profiles
obtained from SUPREM4 for the bipolar active region, not including the
buried layer. A single drive in cycle after the emitter formation drives in the
blase and emitter. The emitter junction was 0 . 0 7 p and the base width was
shallow at 0.095pm. The p+ boron regions for the extrinsic base provides a
satisfactory link-up region between the intrinsic and extrilasic base. A 1dlimensional doping profile through the emitter shows the biase width more
clearly in figure 3.8. Since the base is implanted through the top gate oxide, it
can be very shallow and is preferred even though there is an additional
variable determining the projected range of the implant. The extinsic base p+
region extends down further than the oxide ensuring that the local
interconnect merged region is heavily doped to provide a very low resistance.
The poly contact is also very heavily doped providing a low 1:esistance access
to the buried layer.
21.4.2. Collector Contact

The novel feature of the bipolar transistor was the po1.y contact to the
c:ollector. Oweing to the fact that the bipolar transistor is fa.bricated from a
lrench and that E L 0 is used to make the active device regions, a poly silicon
layer can be used to access the buried layer. This novel scheme of collector
contact results in a significant reduction in active area and collector to
substrate capacitance. In addition, the poly layer used to access the buried layer
can also be used as a runner to make contact to another device. Figure 3.9
:shows a aoss-section of the poly contacted BJT. The two issues in the design
of such a contacting scheme are, I) to determine the length of the contact t,

and 2) to determine how the resistance of the poly contacted structure
co:mpares versus other conventional collector contacting schemes. To
determine these two issues, PISCES 11-B circuit simulator was used to
determine the resistance of the structure from contact 1 to 2. The poly was
assumed to be uniformly doped with a sheet resistivity of 46Q!/ . This value
was obtained from results of implantation of arsenic on a poly layer. Figure
3.10 shows the current contours obtained from PISCES when a voltage is
applied between contacts 1 and 2. As can be seen that the current flow in the
poly layer in contact with the buried layer is lateral and not vertical. This
would imply that a reduction in the length t, keeping L+t (alternatively,
increasing L keeping L+t same) to be the same, would decrease the resistance
since the cross-section area of the buried layer would increase and the current
in the contact would flow vertically more than laterally. This is assuming
there is an outdiffusion of the buried layer in the epi, which is usually the
caw.
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Figure 3.7. 2-D doping profiles of the BJTobtained from SLIPREM4.
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Figure 3.10. PISCES IIB simulation showing the current vectors.
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Figure 3.11. Resistance of ply-contacted BJT with varying L keeping L+t
constant.

Figure 3.11 shows the resistance of the poly contacted structure as a
function of the length L and the resistance clearly decreases with L. This
implies that a minimum value of t equal to the poly thickness would yield
the smallest resistance. This, however, is not possible with a lithographic step.
The other issue is the comparison of the poly contacted structure with
other collector contacting schemes. The collector of a bipolar is usually
accessed by two other means. A shallow n+ contact can be used which is made
in the same step as the emitter or a deep phosphorus implant (called a sinker)
can be used. The phosphorus implant uses a separate masking step, requires a
long drive in step, and the doping is not uniform. PISCES IIB simulator was
used again to compare the resistance of these three structures. Figure 3.12
shows the doping profile of the deep n+ plug used in the :simulation and
Fngure 3.13 shows the structures used in PISCES. The doping profiles were
kept identical in all three structures where possible. For identical device
dlesign rules, the resistance of the three structures versus the active length L
kleeping t at 0.7pm is shown in figure 3.14. The resistance of the polycontacted BJTis sigmficantly smaller than the shallow n+ contact but slightly
larger than the deep n+ plug contact. The collector-substrate capacitance is
however reduced significantly due to the reduced buried layer area.
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:3.5. Layout Considerations

The 3-D BiCMOS process has the significant advantage of reduced
active area due to the 3-D stacked nature of the CMOS, the iinherent merging
of the devices and the poly contact to the collector. In addition the use of the
self-aligned seed-hole of the CMOS and the use of poly runners for the
contacts helps reduced the active area. To examine the la-yout of the 3-D
BiCMOS and conventional topology, 2pm design rules were used to layout
the 3-D BiMCOS cell and a planar BiCMOS cell consisting of an NMOS,
PMOS, and a BJT. Figure 3.15 shows the layout of the two cells. The
conventional planar BiCMOS cell consisting of 1 NMOS, 1 PMOS, and 1 BJT,
takes an active area of 1070 pm2 while the 3-D BiCMOS cell takes an area of
only 294 p 2 , a reduction by a factor of 3.64. The emitter was 2x4pm2 and the
gate length was 2 p . The PMOS device in conventional technology is made
three times larger than the NMOS to match current capa.bility while the
dimensions of the NMOS and PMOS are same for the 3-D cell due to their
stacked and dual gate load device.

:a)

Emitter

Base

Collector

Cb)

Gate 2

ase/Drain Collector
Gate 1

:Figure 3.15. Layout of (a) Conventional BiCMOS cell, (b) 3-D BiCMOS cell.

Next, the layout of a BiCMOS inverter/buffer circuit is considered. A
conventional BiCMOS inverter/buffer circuit consists of 1 PMOS, 3 NMOS,
and 2 BJTs as shown in figure 3.16(a). The top part of the circuit is a CMOS
with its output connected to the base of the BJT. This cell was one of the
motivating factors for the design of the BiCMOS cell. The layout of this circuit
in the conventional planar technology would take an active area of 2 0 2 6 ~ 2 .
If this inverter was fabricated using the 3-D BiCMOS technology, the area used
~uouldbe 1 2 5 0 p 2 because the bottom part of the circuit would have to be
fabricated using conventional planar technology. If the invert:er/buffer circuit
i,s changed so that now it consists of two identical cells, as shown in figure
:3.16(b), the active area would be reduced significantly. Novv the area taken
?wouldbe only 588p-112 because two of the identical BiCMOS cells can be used.
'fie layout results are summarized in table 3.1.

K
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Figure 3.16. (a) Conventional BiCMOS inverter (b) Modified BiCMOS
inverter.

Table 3.1. Summary of inverter layout results.
ACTIVE REDUCTION
FACTOR
AREA
2-D PLANER CONVENTIONAL

BICMOS INVERTER

2026 p

2

CONVENTIONAL BICUOS
INVERTER USING 3-D MERGED
BICMOS PROCESS

NEW BICMOS DWEFUER USING 3-D
MERGED BICMOS PROCESS
(2 BICMOS CELLS)

588 p2

3.4~
x

3.6. Delay Time Considerations

Propagation delay is a very important figure of merit for an inverter
circuit. The modified BiCMOS inverter arcuit is expected to have a larger
prolpagation delay because of the additional gate which the signal has to
propagate through. Actually, only the fall time is expected to increase since
the arcuitry determining the fall time is changed. MSPICE circuit simulator
was used to determine the propagation delay of the convcentional and
mo'dified BiCMOS inverter circuit. A square pulse was applied at the input
ancl the output was obtained. The propagation delay was determined as the
average of the rise and fall times, where the rise and fall times are determined
by the 50% points on the rising and falling edge of the output waveform.
Col~ventionalMOSIS parameters were used for a 2p.m process. The effect of
high current injection are incorporated in the simulation by defining a kneecurrent above which the gain starts to decrease 141. The effect of high current
injection on the base transit time is modeled by assuming a linear
dependence of the base transit time on the collector current. Figure 3.17
conxpares the propagation delay as a function of load capacitance for CMOS,
con.ventiona1BiCMOS and the modified BiCMOS inverter circuits.
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Figure 3.17. Propagation delay versus load capacitance.
Hence, the modified BiCMOS inverter circuit utilizes significantly
reduced active area with a slight increase in the propagation delay. Thus the
proposed modified BiCMOS inverter shows great promise to be used as part
c3f the 3-D BiCMOS technology.

:3.7.Simplified BiCMOS Process
The BiCMOS process can be simplified considerably if the seed-hole for
the CMOS is made in a non self-aligned fashion. The process can start and
proceed in exactly the same way as listed in figure 3.2 with minor changes.
The gate stack can consist only of the bottom gate oxide, the poly gate and the
top gate oxide for the bottom gate. The nitride sidewall spacers are not needed.
After the poly contact, which is used to access the buried layer and to diffuse
the n+ source and drain regions, is deposited and defined, the mask used to
define the self-aligned hole can be used to open a seed-hole lithographically.
Making the CMOS seed-hole in a non self-aligned manner .will increase the
device layout area and will need longer E L 0 of silicon with the benefit of

process simplicity. The number of masking steps still remains the same and
both the CMOS and bipolar maintain their key features.
3.8. Chapter Summary

This chapter presented a novel 3-dimensional BiCMOS technology
which uses epitaxial lateral overgrowth of silicon to make the device regions.
The technology uses only 12 masking steps and provides an inherently
merged BJT and CMOS for reduced active area. The BJT has; a novel poly
silicon collector contact and provides control of the e!pi thickness,
independent of the CMOS. The BJT has self-aligned base and emitter and
monocrystaline silicon base contacts. The CMOS is vertically integrated with
thle PMOS stacked on top of the NMOS device. The seed-hole for the epi
growth in the CMOS is self-aligned to the gate which reduces the active area.
The process can be altered to have a non self-aligned seed-hole which will
make the process simpler at the expense of increased active are!a. The process
steps were designed using SUPREM4 process simulator and PISlCES IIB device
silnulator was used to examine the collector resistance of the ,poly-contacted
structure. The resistance of the poly contacted collector is slightly larger than
conventional n+ plug diffusion contacted structure but reduces the active
area and hence the collector to substrate capacitance. A modlified BiCMOS
inverter circuit was also presented which reduces the active area by a factor of
3.4. Thus, the proposed 3-D BiCMOS technology shows promise as a solution
to the problems of increasing integration density and circuit speed. This
chapter has opened a lot of areas where further work could be continued.
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CHAPTER 4
NOVEL TRIPLE SELF-ALIGNED BJT
4.l. Introduction

In this chapter, a novel self-alignment concept which uses SEG and
EL0 of silicon to form the intrinsic collector pedestal which is self-aligned to
the buried layer is proposed. This concept is further extended to form a triple
self-aligned BJT.The review material of this chapter was detailed in section
2.3. In section 4.2 of this chapter, the basic self-alignment of various BJTs are
discussed and compared. Section 4.3 describes the fabrication sequence of the
buried layer/intrinsic collector self-alignment scheme. In section 4.5, the
process flow of the novel triple self-aligned BJT is presented. Section 4.6
presents some experimental results. Finally, section 4.5 su~mmarizesthe
contents of the chapter.
4.2. Background

Silicon semiconductor technology has progressed considerably over the
laljt decade. The driving force behind the rapid advancement is the need to
realize high-speed bipolar logic and memory integrated circcdts with small
power dissipation. These high speed bipolar transistors are ma.de possible by
scaling down the device dimensions which results in reduced carrier transit
tirne and the reduction of device parasitics. Much effort has been directed to
reduce the emitter dimension, base resistance, and collector-base capacitance
through self-alignment techniques and new device concepts which also
relduce the active area. To further reduce the parasitics and the active area to a
minimum, however, the buried layer and intrinsic collector areas have to be
self-aligned to the rest of the device.
A new buried layer/intrinsic collector self-aligned structure is
presented. The proposed concept uses Selective Epitaxial Gr'owth (SEG) of

A new buried layer/intrinsic collector self-aligned structure is
presented. The proposed concept uses Selective Epitaxial Growth (SEG) of
silicon and results in a structure where the intrinsic collector pedestal is selfaligned to the buried layer and to the contacts of the buried layer. The buried
layer is accessed through an n+ polysilicon layer which can also be used as the
i~nterconnectto the adjacent device. The novel self-aligned structure results in
a, significant reduction in active area and collector-substrate capacitance. The
proposed self-alignment concept can be applied to existing high speed Bps to
further reduce their parasitics. It can also result in a triple self-aligned high
speed bipolar transistor which uses only one masking step to form all the
extrinsic and intrinsic regions, maintains the low parasitics of a SICOS type
device, and reduces the active area to a minimum.
The state of the art Super Self-aligned BJT (SST) has two alignment
steps [I]-[5]. The first, is the alignment of the extrinsic base p+ poly to the
intrinsic collector pedestal. The second, occuring early in the process, is the
alignment of the active device region/intrinsic collector to the buried layer.
1Rte emitter is self-aligned to the base using sidewall spacer technology. The
double self-aligned devices, eliminate the masking step required to
lithographically align the extrinsic base p+ poly (could be single aystal silicon
idso) to the intrinsic collector pedestal. Thus, one masking step forms the
intrinsic collector region to which the rest of the active device regions (the
extrinsic base contacts, extrinsic base region, intrinsic base, and emitter) are
iiligned without additional masking steps. The intrinsic collector pedestal is
zitill not aligned to the buried layer in the double self-aligned devices. Hence,
the collector-substrate capacitance and the active area of the device is not a
minimum. Examples of such devices are the SICOS, SDX devices and other
devices [6]-[12].
The proposed concept of collector/buried layer self-alignment can be
applied to already existing single self-aligned BJTs to result im devices where
ithe buried layer is self-aligned to the collector pedestal or the realization of a
Triple Self-Aligned BJT where only one masking step defines all the device
regions (buried layer, buried layer contact, intrinsic collector, extrinsic base
regions and contacts, intrinsic base, and emitter) [13]. Tlne next section
describes in detail, the fabrication sequence of the novel buried layer/intrinsic
~:ollectorself-alignment scheme.

4-32. Buried Layer/Intrinsic Collector Self-alignment Concept

The previous chapter described the design of a poly contact to the
buried layer of a BJT. It was noted from PISCES IIB sinlulations that
decreasing the width of the poly contact decreases the collector resistance of
the device. In addition, since the poly was defined lithographically, the width
of the intrinsic collector pedestal cannot be a minimum and cannot be. scaled
below a value determined by photolithographical limits. Figure 4.1 shows the
resistance of a poly contacted BJT as a function of the width of the poly. The
resistance is a minimum if t is the same as that of the poly thickness. This led
to the realization that if a sidewall spacer was used to make a contact to the
buried layer then the resistance would be a minimum and the device will be
scaled to a minimum also. The process sequence of the proposed concept is
shown in figure 4.1, along with a brief explanation of each step. The process is
explained in more detail in the following.

self-aligned
con tact

t - width of poly-Si / buried layer contact (pm)
Figure 4.1. Resistance versus width of the poly contact.

(a~)

I )

(c)

(d)

(e)

The fabrication process begins on a p- substrate by a field oxidation. The
thickness of this oxide has to chosen carefully because it partially
determines the distance between the base/collector and collector
/buried layer. After a conventional trench isolation (if needed), a polysilicon film about 0.7~thick is deposited and doped with arsenic, either
in-situ or with implantation. The poly layer can be deposited using
LPCVD of Sib. The poly layer is then defined and etched using RIE
with photoresist as the mask. The structure at this stage is shown in
figure 4.2(a).
Then another photoresist mask is used to define the buried layer of the
transistor. This is the only masking step which subsequently aligns the
rest of the active regions to the buried layer. Note that even this
masking step is not a critical one and as long as the mask is aligned in
the poly layer, the device will result in subsequent alignments.
Reactive ion etching is then used to etch anisotropically through the
p l y and oxide films and stop at the silicon surface. Arsenic can then be
implanted into the silicon using the same photoresist mask to form the
buried layer. The photoresist can then be stripped and the structure is
as shown in figure 4.2(b).
After an anneal to remove damage, another LPCVD p l y layer (0.5 p)
is deposited using LPCVD which is doped in-situ witlh arsine (Figure
4.2(c)). It is necessary to ensure the doping of the vertical sidewall
regions of the poly.
After the second poly deposition, anisotropic RIE is used to etch
through the second poly layer only to leave poly sidewall spacers which
connect the buried layer to the first n+ poly layer. Thus the poly on top
of the oxide will form the contact to the buried layer. Next a 0 . 1 ~
oxide is formed on the poly and the n+ buried layer. The structure at
this stage is shown in figure 4.3(a).
What needs to be accomplished now is to obtain a thicker oxide on top
of the poly and a thinner oxide in the buried layer region so that an
anisotropic RIE can open the seed-hole to the buried layer without a
mask and Selective Epitaxial Silicon can be grown to form the intrinsic
collector pedestal. A CVD Si3N4 is then deposited over the entire wafer.

(f)
(g)

(h)

(i)
(j)

Then a planarization resist is deposited over the wafer which fills up
the trench as shown in figure 4.3(b).
The planarization layer can then be etched back to the nitride surface
with RIE as shown in figure 4.3(c).
The planarization layer in the trench can then be used as a mask to etch
the nitride over the poly collector contact regions using a selective RIE
(figure 4.4(a)).
The planarization layer is then removed leaving the ,nitride in the
sidewall and the bottom of the trench as shown in figure 4.4(b). Now
the nitride can be used to perform a selective oxidation over the poly
collector contact regions to form about 0.55 pm of oxide.
The nitride is then etched off using hot phosphoric acid and the
structure is shown in figure 4.4(c).
Now a maskless anisotropic reactive ion etch can be used to etch the
O.1pm oxide over the buried layer and open the seed-l~ole.Selective
Epitaxial Growth of silicon is then carried out in a SiH2Cl2-Hz-HCl
ambient. Silicon grows selectively from the seed-hole and can then be
planarized back using chemical-mechanical polishing t:o remove the
facets and edge effects. The structure is shown in figure 4.5.

The final structure is unique because it has the intr:insic collector
pedestal self-aligned to the buried layer and the buried layer n+ poly contacts.
The active area of the device is a minimum and so is the collector to substrate
capacitance. The collector contact can be made to the n+ poly layer out over
the field oxide. The structure of figure 4.5 can be used to makle a single selfaligned BJT by proceeding with the SST process to result in a device as shown
in figure 4.6. Also, the structure of figure 4.5 can be used to realize a triple selfaligned BJTwhich is described in the next section.
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Figure 4.2. Process flow of the buried layer/intrinsic collector contact selfalignment scheme.

I

p substrate 1

I

p substrate

I

Nitride

I

p substrate I

Figure 4.3. Process flow of the buried layer/intrinsic collector contact selfalignment scheme.
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Figure 4.4. Process flow of the buried layer/intrinsic collectlor contact selfalignment scheme.
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Figure 4.5. Final cross-section of the buried layer/intrinsic collector contact
self-alignment scheme.

Figure 4.6. SST BJTwith intrinsic collector self-aligned to the buried layer.

4.4. Triple Self-Aligned BJT

The structure of figure 4.5 can be used to fabricate a triple self-aligned
RJTwhere only one mask is used to make the all active device regions. The
process flow is described.in the following.
(a)

)

(c)

(d)

(e)

~ f t e rthe chemical-mechanical polishing, about 0.2prn of oxide over
the n+ poly collector contact region is etched off. A thin stress relief
oxide is then grown and a nitride layer is deposited over the device as
shown in figure 4.6(a).
Anisotropic reactive ion etch is then utilized to from nitride sidewall
spacers on the side of the pedestal. The top surface of the silicon
pedestal is then selectively oxidized (Figure 4.6(b)).
The nitride sidewall spacers are then removed and the sidewall silicon
is exposed. These regions form the sidewall seed-holes for selective
epitaxial growth to form the extrinsic base contacts.. SEG silicon is
grown laterally and over the oxide top. The length of this growth is
determined by the area needed to make the metal contact to the base
(Figure 4.6(c)).
The overgrown silicon is then planarized to using chemicalmechanical polishing down to the top of the pedestal to form the
monocrystaline silicon extrinsic base contacts. Before this step, a
planarization mask might be needed to form a local area etch-stop
using PECVD nitride. The mask, however, does not define any active
device regions and hence is entirely a non-critical alignment. A
maskless boron implant is then performed to form the extrinsic base
p+ regions as shown in figure 4.7(a).
The oxide over the intrinsic collector pedestal acts as a mask for the
boron implantation. After the implant, the oxide over the pedestal is
etch off. The dose of the implantation has to be very heavy because low
temperature boron-enhanced oxidation is now used to grow a thick
oxide over the contact region while a thinner oxide grows over the
pedestal as shown in figure 4.7(b) [lo].

The intrinsic base is now formed by implantation through the oxide to
result in a shallow junction. Additional CVD oxide sidewall spacers
can be formed to decrease the emitter width from the lithographic
dimension and to increase the isolation between the emitter and
extrinsic base regions. A conventional arsenic poly ernitter is then
deposited and defined. An anneal is performed to activate the
impurities and achieve the desired junction depths. Finally, contacts
are opened and metalized. The final device structure is sh.own in figure
4.7(c).
The device has the advantages of a SICOS type structure and all
intrinsic and ext~insicdevice regions are formed by one masking step. The
extrinsic base contact is monocrystaline silicon and thus reduces the extrinsic
base resistance as shown by other studies. The oxide over the n+ poly collector
contact can be made thick to minimize the collector-base capacitance. The
collector-substrate capacitance and the active area taken up by the device is
also a minimum. The important issues in the design of such a bipolar device
would be the following.

(0

(i) The initial field oxide thickness is determined by the collector to
emitter breakdown voltage needed in the device.
(ii) The profile of the sidewall oxide near the top surface of the poly
contact is determined by the selective oxidation in the step shown in figure
4.2 (i). The vertical bird's beak formed on the sidewall would help achieve the
emitter size be close to or equal to the intrinsic collector pedestal.

(iii) The thickness of the sidewall base contact is determined by the wetetching of the poly oxide. The thickness should not be too small otherwise the
p+ silicon would get consumed during the boron enhanced olxidation. The
thitckness of the p+ silicon needs to be enough so that a low resistance contact
car1 be made. Having too large of a thickness will require the emitter/base
junction to buried layer distance to be increased.

I

p substrate (

I

p substrate (

Figure 4.7. Process flow of the triple self-aligned BJT.
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(c)
Figure 4.8. Process flow of the triple self-aligned BJ'I'.

4.5. Experimental Feasibility
The experimental feasibility of the self-aligned collector contact was
verified through cross-sectional SEM micrographs. 6000A of poly silicon was
deposited over the wafer and the wafer was oxidized to get 5200A of thermal
oxide. Photoresist was used as mask to etch through the poly and oxide
anisotropically. Freon 115 was used to etch through the poly-Si and Freon 116
was used to etch through the oxide. The oxide etch was not entirely
anisotropic as can be seen by the rounded edge at the bottom of the oxide. The
oxide was then wet etched for 25 seconds to produce an undercut which
ensured that the p l y spacer formed in the next step will make a contact to the
silicon. The BHF etch will not be needed if the plasma etch was more
isotropic. Then, another poly layer of ~ O O Othickness
A
was deposited and the
structure is shown in figure 4.8 at this stage (figure 4.2(c)). Next, freon 115 was
used to etch the second poly silicon to leave the sidewall spacer which makes
contact to the buried layer. The wafer is then oxidized to form l000A of poly
oxide as shown in figure 4.9(a) (figure 4.3(a)). Then a l000A of LPCVD silicon
nitride layer is deposited over the entire wafer. Then a thick poly silicon layer
(=lpm) is deposited and used in place of the planariza.tion resist. The
structure is shown in figure 4.9(b) (figure 4.3(c)). The thick poly is then
chemically mechanically planarized down to the silicon nitride layer which is
used as the etch stop. The objective is to etch the materi4alon top of the
structure but leave the poly or planarization resist in the tub. Now the nitride
should be etched from the top regions of the contacts using the poly in the tub
as a mask. The poly would then be etched out and then the nitride in the tub
could be used as mask for selective oxidation and then the process will
continue as described earlier. It will be preferable to use boiling phosphoric
acid to etch the nitride using the poly as a mask. Plasma etch using SF6 (sulfur
Hexafluoride) was attempted. SF6 etched nitirde at a rate of 500A/min and
etches poly at a rate of 2000A/min. It is possible to etch the nitride on top of
the contact without completely etching the poly in the tub a.way. An attempt
was made but the poly was over-etched and so the nitride under the poly in
the tub was also etched rendering the wafer for further proce:ssing.

4.6. Chapter Summary
In this chapter, a novel concept of aligning the intrinsic collector
pedestal to the buried layer was presented. The alignment scheme uses
selective epitaxial growth and epitaxial lateral overgrowth of silicon. In
conventional high speed BJTs, both single and double selif-aligned, the
intrinsic collector pedestal is not self-aligned to the buried layer, but an
alignment is necessary for this purpose. The proposed conceplt results in an
intrinsic collector pedestal self-aligned to the buried layer and the buried layer
contacts. The concept can be applied to form conventional SS'T type devices
and more importantly, to fabricate a triple self-aligned BJT where all the
extrinsic and intrinsic device regions are self-aligned and need only one
masking step. The initial structural feasibility of the proposed structure was
determined and described.

Figure 4.9. Triple aligned BJT structural feasibility. Cross-seclion same as
figure 4.2(c).

cq section same as
Figure 4.10. Triple aligned BJTstructural feasibility. Cros.,figure 4.3(a)and figure 4.3(c).
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CHAPTER 5
A POLY-SILICON CONTACTED SUB-COLLECTOR BJT FOR A NOVEL
3-DIMENSIONAL BICMOS PROCESS

5.1. Introduction

This chapter entails the process design and fabrication results of the
Poly-silicon Contacted Sub-Collector BJT, which is an integral part of the 3dimensional BiCMOS process described in chapter 3. The Poly-silicon
Contacted Sub-Collector BJT will be referred to as the PCS BJT from here on.
The goal of this study is to address the key issues relating to !:his novel BJT
structure. These issues include the development of a process which will
result in functioning devices, examination of the material properties of
SEG/ELO grown for the PCS BJT, the examination of the effect of the SEG
siclewall defects on the performance of the BJT, and the comparison of the
co:llector resistance of the PCS BJT with other conventional structures.
Another important feature of the PCS BJT is its reduced collector-substrate
capacitance which is not addressed in this study. In addition to proving the
viability of the 3-Dimensional BiCMOS process, the PCS BJT is also a good
candidate for a new bipolar technology providing minimum collectorsu'bstrate capacitance and the flexibility of speed and/or power applications on
the same chip.
Section 5.2 of this chapter describes the device structures, mask layout,
and the test structures used in this study, Section 5.3 details the process
development and the fabrication process. Section 5.4 presents some
sirnulations for the doping profiles in the BJT. Section 5.5 entails the
experimental results of the different BJT structures used in this study. Finally,
section 5.6 summarizes the contents of the chapter.

5.2. Device Structures and Layout
The fabrication of the PCS BJT was the first step in the development of
(a novel 3-dimensional BiCMOS process reported earlier [I]-[3]. The 3-D
BiCMOS process incorporates a vertically integrated CMOS inherently merged
with a high performance BJT. One of the Novel features of the BJT in the
BiCMOS process, its poly-silicon contacted collector, is preserved in the PCS
BJT described in this chapter.
Three different types of BJTs were fabricated. The first type was a simple
substrate device with a shallow collector contact and no buried layer. This
device was used for the verification of the different process steps in the
fabrication such as implants and drive-in's and the formation of appropriate
junctions. The second type of BJT fabricated was similar to the substrate,
except the fact that it was fabricated in SEG/ELO silicon material grown from
the bottom of a trench with oxide sidewalls and a buried layer (Trench BJT).
The functionally of the trench BJT would prove the good quiility of SEG/ELO
silicon material and its reduced collector resistance compared to the substrate
device would be substantiated by the presence of a buried layer. The third type
of BJT was the PCS BJT. It was formed in SEG/ELO material grown from a
trench, where the buried layer was contacted using an n+ doped poly-silicon
layer. The BJT in the 3-D BiCMOS process would have ildentical collector
contacting scheme and hence the PCS BJT would prove the viability of the 3D BiCMOS process. The PCS BJT fabricated herein was designed to be non-self
aligned, yet it maintained the novel features of the BiCMOS BJT. The three
types of BJTs were non-self aligned and were simultaneously fabricated on the
same wafer with identical doping profiles and geometries.
Figure 5.l(a) shows the final cross-section of the three types of BJTs
fabricated in this work. Also shown is the top-view of the layout for a 12x12
p m 2 emitter size device. The layout of figure 5.l(b) is drawn on a grid to show
the different dimensions. The pertinent dimensions of the three devices were
kept identical as much as possible to allow for a good comparison. Four
different emitter sizes with dimensions 6 x 6 ~ 212x12
,
p i 2 , 24x24 p 2 , and
36x36 pm2 were used. With the increase of the emitter size, the other
dimensions were identically scaled up for all three devices. In addition to the
three BJTs, other devices were also included in the mask set. These included

base-collecter diodes in the substrate and SEG trenches, base-emitter diodes in
the! substrate and SEG trenches, and 4-terminal resistors to evaluate the polysilicon layer sheet resistivity. The usefulness of the diodes as diagnostic
structures cannot be over-emphasized. The entire process used 6 masking
steps. The mask layout was designed on the BRUTUS graphics software
available on the EG machine on the Engineering Computer Network. The
co~npletelayout is stored in the file /eg/elobjt/graphics/rashid/:final.bicmos.

Emitter

Emitkr

PCS BJT

Trench BJT

Substrate BJT

(a)
Poly Contact

Trencha.Edge

PCS BJT

Trench BJT

Substrate BJT

(b)
Figure 5.1. (a) Final aoss-section of the three types of BJTs fabricated in this
work, (b) Top view of layout for the 12x12 p m 2 emitter size.

5.3. Process Development
The cross-sections of the process steps are shown in figure 5.2-5.4. In the
following, each of the cross-section is described in detail.
([a)

(b)

(c)

(d)

The fabrication process started with n-type, 1-5 R-cm, {loo) silicon
wafers. The device structures were oriented along the <loo> direction
on the (100) plane to reduce parameter defects and enhance the
material quality. The process began by growing a 0.38v.m of field oxide
on the silicon. Positive photoresist (AZ1350 JSF) mask was then used to
form a trench by anisotropically etching through 0.38pm of oxide and
1 . 0 of~ silicon in a Reactive Ion Etcher (Drytek 100) using Freon 115
gas. The oxide was etched at a rate of = 90 A/min and the silicon was
etched at = 340 A/min.
The photoresist mask was then removed and a conformal oxide was
grown on the sidewall and bottom of the trench. About l00A of
amorphous silicon layer was conformally deposited i.n LPCVD using
decomposition of Silane at 550°C. The poly was !:hen completely
consumed and a wet oxidation was performed resulting in a 0 . 2 5 p
oxide on the sidewall and bottom of trench. Actually,. the poly-silicon
deposition step is not needed and a thermal oxidation is sufficient to
obtain a conformal oxide.
Next, anisotropic RIE was used again to etch out the oxide only in the
bottom of the trench to expose the silicon. Freon 7.15 was used to
anisotropically etch the oxide.
After a pirahana clean and a BHF dip to remove native oxide, 0 . 5 of~
amorphous silicon layer was deposited under the same conditions
mentioned earlier. The poly was then doped with. phosphorus or
arsenic. The poly-silicon doping is discussed in detail in section 5.5.3.
Phosphorus was deposited on the poly-silicon layer using a POCl3
source at 950°C for 15 minutes. The phosphosilicate glass was removed
by a 5 second BHF dip and the wafers were oxidized in a wet ambient to
form 0 . 3 of~ poly-oxide. The oxidation was also used to drive-in the
phosphorus through the poly and into the substrate to form a buried
layer. The arsenic was diffused using an arsenic spin-on glass source
and its application procedure is described in detail in section 5.5.3. The

(e)

(f)

(g)

wafers doped with arsenic were also oxidized in a wet ambient to form
~ poly-oxide.
about 0 . 2 7 of
The second masking step was then performed to define the poly-silicon
contact. Positive photoresist was used as a mask to wet etch the oxide
using BHF and then isotropically RIE the poly-silicon using SF6
plasma, thus exposing the silicon substrate again. The etching of the
polysilicon was the most critical step and imposed the greatest difficulty
in the process. An isotropic etch was needed to also rennove the poly
from the sidewall of the trench BJTs. Wet etch for the poly-silicon was
tried but either the etch was difficult to control or it left ia brown layer
on the silicon substrate. A mixture of composition HF:.HN03:H20 =
30:552:294 was used but it leaves a brown layer on thcr silicon after
etching the poly. Most of the poly-silicon wet-etch solutions have
chemicals which act as oxidizers and etchants. The IFIN03 in this
mixture oxidizes the poly and the HF subsequently etches the oxide.
The water acts as a dilutent. This brown layer was most probably oxide
left from the etching reaction and could possibly be etched but that
would reduced the oxide thickness on other parts of the devices. Thus
the SF6 isotropic plasma etch was used and it worked rather well. All
of the oxide and poly-Si was removed from the trench BJT regions
while the poly-silicon contact were defined in the PCS Bps.
The positive photoresist was then removed and 0.12p.m wet oxide was
grown on the substrate and the sidewall of the poly-silicon contact. A
maskless anisotropic RIE with Freon 115 was then used again to etch
the oxide from the silicon substrate and open the seed-hole for
SEG/ELO. The wafers were annealed at 900°C for 20 minutes in dry N2
to remove RIE damage. A BHF dip and a thorough wafer clean was
performed prior to SEG/ELO of silicon.
Next, SEG/ELO of silicon was performed in a standard reducedpressure pancake-type RF-heated epitaxial reactor. A 5 minute
hydrogen bake and 30 sec HC1 etch, both at 970°C were used prior to
growth. SEG/ELO was then grown from the silicon seed-holes at 970°C
and 40 Torr at a growth rate of ~ 0 . 1 2pm/min to result :in a 4.5pm of
growth. The growth did not result in silicon material over the poly-

(h)

I

contact regions on the field and hence a planarization step was not
needed.
After the SEG, boron was implanted in the devices folr base formation
at an energy of 40keV and a dose of 6 x 1013 cm-2. The base was drivenin by growing a wet oxide for 15 minutes at 1000°C. The emitter was
then implanted at an energy of 25keV and a dose of 5 x 1015 crn-2. The
emitter was activated by a wet oxidation for 15 minutes at 1000°C.
Contacts were opened and approximately 0 . 2 5 of
~ Al-1% Silicon alloy
was sputtered deposited and defined using lift-off. The wafers were
finally annealed at 41S°C in dry N2 for 20 minutes. The final crosssection of the three types of BJTs is shown in figure 5.4(b).
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n Substrate
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Figure 5.2. BJT process sequence.
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Figure 5.3. B
F process sequence.
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Figure 5.4. BJT process sequence.
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5 4 . SUPREM Simulations

SUPREM3 and SUPREM4 process simulators were used to access the
doping profiles and base emitter junctions. 1-D doping profiles through the
device active region is shown in figure 5.5. According tlo the SUPREM3
simulations, the emitter depth was 0.2 pm and the base width was 0.6 pm.
Mfiereas, according to the SUPREM4 simulations, the emitter depth was 0.17
pm and the base width was 0.18 pm. These simulations show the
discrepancies between the results of the two software packages. The main
reason of this discrepancy is the fact that the different default: parameters used
in the various models for processing steps are different in the two packages.
h~order to place more confidence in any of these results is it necessary to first
optimize the model parameters so that the simulation results match that of
the experimental results obtained from the fabrications facilities here at
P'urdue. From the simulations results shown above and the electrical results
obtained from the BJTs discussed in the next section, the !$UPREM3 results
are in closer agreement to experimental results. In the initial phases of this
work, SUPREMB was used to design the base and emitter profiles. After the
flabrication and testing of the devices, it was observed that the gain of the
transistors was lower than expected. SUPREM3 simulations were then
performed. If SUPREM3 results are closer to the experiments, than the lower
than expected gain could be explained by the larger base width. The baseemitter profile was not optimized for high performance since the objective
was to show the basic functionality of the device, measure the collector
resistance, and examine the material quality of the SEG/ELO.
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Figure 5.5. I-Ddoping profile of the phosphorus and arsenic doped poly
contact BJTfrom (a) SWPREM4 and (b) SUPREM3.

5.5. Experimental Results
Two different wafer sets (PHOSI and ASI) were fabricated in this work.
PIXOSI set had the poly-silicon contact doped with phosphorus and AS1 set
had the poly-silicon contact doped with arsenic. The selective epitaxial silicon
was grown on both the wafer sets at the same time. Thus PE3OS1 set resulted
in, the PCS BJT with poly-silicon contact doped with phosphorus, a Trench
BJT with the buried layer doped with phosphorus and a substrate BJT. The
AS1 set resulted in the PCS BJT with ply-silicon contact doped with arsenic, a
Trench BJT with the buried layer doped with arsenic and a substrate BJT. The
substrate BJT in each set served as the reference for the implants and drive-in
steps.
5.5.1. BJT Electrical Characterization
Following the fabrication, the devices were tested on a probe station
using an HP 4145 semiconductor parameter analyzer. Nitrogen was blown on
the wafer and the measurements were performed in the dark. The data
reported was averaged over twenty devices on the same wafer. The devices
were extensively tested and their output characteristics, gu.mme1 plots, gain
vs. collector current, breakdown characteristics, base/ernit:ter junction, and
collector/base junction characteristics were measured. Figure 5.6 to 5.11 shows
the 6 plots for the PCS, trench, and substrate Bps from the I'HOS1 set. Figure
5.12 to 5.15 shows the 6 plots for the PCS, and Trench BJTs from the AS1 set.
The substrate devices from the AS1 set were identical to the ones from the
PHOSl set.
5.5.1.l. Discussion of Results (PHOSI set)
The discussion in this section would pertain to figures 5.6 to 5.11. The
output characteristics of the BJTs show normal operating chiuacteristics for all
the devices. By examining the slope of the linear region of the BJTs, one can
get a comparison of the collector resistance of the devices. A.s can be seen, the
dope is largest for the PCS BJT and the least for the substrate device. This fact
will be later verified by actually measuring the collector resistance. Part (b) of

the figures show the forward gain P as a function of the collector current for
the devices. The peak current gain is the same for all devices and is
approximately 50. The low value of the gain can be explained by the fact that a
high value of base implant energy was used which could have resulted in a
larger than desired base-width. This is corroborated by the SUPREM
simulations shown in figure 5.5. The gain drops for the higher value of
collector currents due to current crowding effects. One has to be careful while
examining the low current part of these curves. This curve is obtained by
sweeping the base emitter voltage and keeping emitter grounded and
measuring the collector and base currents. The ratio of the two currents is
then plotted as function of the collector current. Thus, if the collector current
is high due to the leakage in the collector-base region then a high value of
gain would be obtained. This is indeed what happens for the F'CS BJT where
the gain drops at about 10p.A. This is verified by part (c) of the figures which
show the gummel plots obtained by sweeping the base emitter voltage and
keeping the emitter grounded. The collector and base currents are measured
and their algebraic difference on a semi-log plot indicates the gain of the
device. As can be seen in the PCS device, the collector current is dominated by
leakage due to recombination in the low voltage region. This can give a
falsely high value of gain for the transistor.
The part (a) of the figures 5.7,5.9, and 5.11 show the outpiut curves with
a high enough collector to emitter voltage to cause the device to breakdown.
The breakdown voltage for the PCS and Trench BJT are 12.7 and 12.3 volts
averaged over 20 devices. These values are approximately equal because the
breakdown voltage is determined by the distance between the basecollector
junction to the buried layer. This distance is the same in both the devices and
hence the value of BVceo is the same. The BVceo value for the substrate
device was 57.4 volts and is high due to the absence of the buried layer. The
breakdown in this case could be due to breakdown of the base-collector
junction at the surface or punch-through.
Part (b) and (c) of figure 5.7, 5.9, and 5.11 show the base-emitter and
collector-base diode forward curves measured in the actual trimsistors. The
substrate and Trench devices show excellent ideality factors of a~pproximately
1.0 for both the diodes. The PCS BJT, however, shows a rather high ideality
factor of 1.43 at 0.45 volts for the base-collector regions while the emitter-base

diodes again show ideality factor of about 1.0. The high ideality factor is
indicative of the fact that recombination is taking place in the depletion
region of the base-collector junction due to defective material quality. High
ideality factors in walled B-C diodes in the BJTs have been reported before [4].
All the diode curves show the ideality factor to be rapidly increasing for
voltages greater than about 0.7 volts due to series resistance effects. As
expected, the substrate BJTs show excellent characteristics showing that the
cleanliness during the process and other factors did not adversely affect the
dlevices. The excellent quality of the trench devices show a defect free
SlEG/ELO material in those devices even though the SEG/ELO in the trench
regions was grown from a surface which was exposed to RIE: four times in the
~~rocess
before the SEG/ELO growth.
In addition to these curves, the collector-base diode leakage currents
were measured at -3 volts to examine the material quality. Listed in Table 5.1,
a s expected, the substrate devices exhibited the smallest leakage while the PCS
EIJT had the highest. The slight increase in the leakage curlrent in the trench
HJTs over the substrate BJTs could be attributed due to the fact that the
S;EG/ELO was grown out of a surface which was exposed to IRIE damaged four
times prior to the selective growth. The increase of almost an order of
rnagnitude in the leakage current in the PCS 'BJT over the trench BJTs could
be attributed to the difference in the two structures. These differences include
SEG/ELO growth over the poly-contact step and the growth along a rough
ply-oxide surface in the PCS BJT as compared to a straight oxide sidewall in
the trench BJT.The sidewall roughness issue would be discussed more in the
rtext section.
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Figure 5.8. Trench BJT (a) output characteristics (b) gummel plot, (c) gain vs.
collector current.
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Figure 5.9. Trench BJT(a) collector-emitter breakdown, (b) ba~se-emitterdiode,
(c) collector-base diode.
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Figure 5.10. Substrate BJT (a) output characteristics (b) gummel plot, (c) gain
vs. collector current.
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Figure 5.11. Substrate BJT(a) collector-emitter breakdown, (b) base-emitter
diode, (c) collector-base diode.
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Table 5.1. Summary of measured device parameters for set (PHOSI).
Emitter Size Substrate
( p 21
BJT
Collector Resistance,
Rc, (a
Collector-Base Leakage,

J

CBO

(A/cm2)

Ideality Factor,
T
Collector-Emitter
Breakdown, BVCEO(V)

PDC

Trench
BJT

PCS

63.3
73.1
95.0
115.79

35.9
44.4
65.5
103.27

BJT

36 x 36
24 x 24
12 x 12
6x6

190.4
191.9
202.7
226.5

36 x 36

1.4 x 10

2.3 x 10

12.1 x 10

C-B/36 x 36

1.01

1.06

1.4

E-B/36 x 36

1.O1

1.04

36 x 36

57.4

12.3

12.7

36x36

50

50

50

-6

-6

-6

,

1.1

One of the main issues of the PCS BJT is its collector resistance. The
collector resistance was measured using the technique describzd in [5]. The
collec:tor resistance is dependent on the device layout and geometry. The
three types of BJTs fabricated in this work had identical design rules and their
layout was made as similar as possible. The collector resistance for the four
geometries for the three types of transistors are listed in table 5.2. As expected,
the collector resistance of the substrate devices is the largest. The trench BJTs
have a lower collector resistance due to the presence of the buried layer
formed by the diffusion of phosphorus from the poly-silicon into the
substrate. The PCS BJTs have the least collector resistance due t o the fact that
in addition to having a buried layer, their collector is contacted by the doped
poly-silicon layer and not by a shallow emitter contact. As can be noted from
the table, the collector resistances increase with the device dimensions. The

increase in collector resistance is expected since the intrinsic collector area
clecreases. The trend in the change in collector resistance was predicted by the
simulations in section 3.4. As the PCS device is scaled down, its collector
resistance is expected to inaease faster than the trench BJT since the presence
o f the ply-contact to the collector decreases the intrinsic collector area. This
fact is depicted in figure 5.12. As the PCS device is scaled down, the polycontact layer making the actual contact to the buried layer will be the main
factor in increasing the collector resistance. This fact was also predicted in
section 4.3 and shown in figure 4.1.

5.5.1.2.Discussion of Results (AS1 set)
The discussion in this section would pertain to figures 5.13 to 5.16 for
the device where the ply-silicon was doped with arsenic from a spin-on glass
source. The substrate devices from this set (ASl) were identical to the ones
fiom the PHOSl set and hence their results are not duplicated here. Part (b)of
the figure 5.13 and 5.15 show the forward gain P as a function of the collector
current for the devices. The current is the same for all devices as the
phosphorus doped-polysilicon devices and is approximately 50. The gain
drops for the higher value of collector currents due to current crowding
effects. The gummel plots show excellent characteristics f'or all the devices
including the PCS devices. Recall that the P vs. I, curves and the gummel plot
for the phosphorus doped devices showed a higher leakage through the basecollector junction. This is not the case for the devices where the poly-silicon
was doped with arsenic.
The part (a) of the figures 5.14 and 5.16 show the output curves with a
high enough collector to emitter voltage to cause the device to breakdown.
The breakdown voltage for the PCS and Trench BJT is about 34 volts for both
devices. These values are the same because the breakdown voltage is
determined by the distance between the base-collector junction to the buried
layer. This distance is the same in both the devices and hence the value of
13Voo is the same. The value of BV,, is higher for the arsenic doped polysilicon devices than the phosphorus doped poly-silicon devices. The buried
layers for the two devices are formed by the diffusion of the respective species
through the poly-silicon layer. As indicated by SUPREM: simulations, the
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atsenic buried layer is not as wide as the phosphorus buried ]layer and this is
because arsenic has a lower diffusivity than phosphorus. Thus the distance
between the base-collector junction to the buried layer is greater for the
arsenic doped devices than it is for the phosphorus devices. ?he base-emitter
diodes show excellent ideality factors of approximately 1.0 for both the
devices. The base-collector diodes show an ideality of factor of 1.25 at 0.5 volts.
This value is lower than the value for the PHOSl set due to the fact that the
PCS BJTs in the AS1 set have lower perimeter defects and stacking faults.

Figure 5.12. With the down-scale of the PCS BJT,the resistance K will become
dominant.
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Figure 5.13. PCS BJT (a) output characteristics (b) gummel plot, (c) gain vs.
collector current.
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Figure 5.16. Trench BJT (a) collector-emitter breakdown, (b) ba.se-emitter
diode, (c) collector-base diode.

The collector resistance was also measured for the AS1 set [5]. The
value of the collector resistance for the 3 6 x 3 6 ~ 2emitter-sized PCS, trench,
and substrate devices were 190.7 R, 143.5 R, and 191.75 R as listed in table 5.2.
These values showed that the PCS BJT had collector resistance which was
larger than the trench BJT and about the same as the substrate BJT. These
results would indicate that the poly-silicon was not doped as high as desired
with the arsenic spin-on glass in the set AS1 and that the arsenic did not
diffuse entirely through the poly-silicon. The reverse leakage current at -3
volts was lower for the PCS BJT of the AS1 set than the PCS BJT of the PHOSl
set. Similarly the ideality factor of the C-B junction was also higher for the
PCS BJT of the AS1 set than the PCS BJT of the PHOSl set. The reason for this
i!; that the PCS BJT of the AS1 set had less defects in the SEG close to the
sidewall as will be shown in figure 5.18.

Table 5.2. Summary of measured device parameters for the set (ASI).
Device Type
Measure Parameter

Collector Resistance.
Rc, (R)

Emitter Size Substrate 1 Trenlch
BJT
BV

)

36 36

Collector-Base Leakage,
( A / m 2)

36x36

Ideality Factor,

C-B/36 x 3

'

cm

E-B/36 x 3
Collector-Emitter
Breakdown, BVCEO (V)

1

191.75

PCS
BJT

Summarizing the key features of the electrical results, the PCS BJTs
having poly-silicon contact doped with phosphorus showed the least collector
resistance. However, its base-collector junction and leakage current were of
lowcrr quality. The PCS BJT with poly-silicon contact doped with arsenic had a
higher collector resistance (normal functioning devices) but they had better
junction ideality factors and leakages. In the next two sections, some light will
be shed on the reasoning for the results summarized above.
5.5.2. SEM and Nomarski Characterization

Scanning electron microscopy and Nomarski microscopy and was used
to examine the cross-sections and top surfaces of the devices. Cross-sections
were used to ensure that the structure is fabricated as desired and to examine
oxide thicknesses, etc. Figure 5.17 shows the cross-section of the PCS BJT. As
can 1x seen, SEG/ELO grows out of the seed-hole and over the contact. The
device was be fabricated in the region of the figure marked SECI'ELO.

Figwe 5.17. Cross-sectional scanning electron micrograph of the PCS BJT

Figure 5.18 shows the SEM micrographs of the PCS BJT for the two
different dopant types for a 36x36 p*
emitter size. The outer ring in the PCS
BJTs shown in figure 5.18(a) and (b) was present for planalrization purposes.
.As can be seen the SEG/ELO material around the edges shows stacking faults
and defects. These defects extended to about 5.0 micron from the edge towards
the center of the SEG/ELO. Figure 5.17 shows the top view of the two devices
.from nomarski microscope. These defects around the perimeter are much
more dominant in the phosphorus PCS BJT than the Arsenic PCS BJT. At this
point it is necessary to recall that in the layout, the distance between the edge
of the trench and the base-collector junction was 6 micro~xs.The base mask
could well be mis-aligned by about a micron during the alignment step, then
the base collector junction would intersect these defects. These defects could
account for the high leakage in the phosphorus PCS BJTs and the low leakage
in the arsenic doped PCS BJTs. The rough sidewall of the phosphorus PCS BJT
results in a defective SEG material close to the perimeter while the smooth
sidewall oxide for the arsenic doped BJTdoes not result in much defects
around the perimeter and hence a better base-collector junction.
5.53. Poly-silicon Contact Doping Characterization
5.5.3.1. Phosphorus Doping Characterization
Phosphorus was introduced in the poly-silicon in the gas phase by
bubbling nitrogen at a flow rate of 40 sccm through a liquicl solution of POC13
which has to be kept at 25OC. Oxygen is also introduced into the tube at a flow
rate of -0.7 1/m. The deposition was performed at 950°C flor 15 minutes. The
oxygen in the ambient forms a blue colored Phosphosiliciite Glass (PSG) on
the wafer. The PSG is actually an oxide with a very high phosphorus
concentration. Because phosphorus enhances the etch rate of oxide in
buffered hydrofluoric acid (BHF), the PSG can actually be removed with DI
water. However. BHF was still used to ensure complete removal of the PSG.
After the phosphorus deposition, the poly-silicon was oxidized at 1000°C for
45 minutes to result in about 0.27 p of oxide.
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Figure 5.18. Scanning electron micrographs (a) PCS BJT with lmly-silicon
doped with phosphorus, (b) PCS BJT with poly-silicon doped &th arsenic.

Figure 5.19. Nomarski micrographs (a) PCS BJTwith poly-silicon doped with
phosphorus, (b) PCS BJT with poly-silicon doped with arsenic.

Figure 5.20. Nomarski micrographs (X750) showing the top surface of the
poly-silicon, (a) before and (b) after oxidation.

Four point probe measurements on unpatterned wafers resulted in an
average sheet resistivity of 20 Wsq. after the poly-silicon oxidation step.
Nomarski micrographs were taken before and after oxidation. As shown in
fi;gure 5.20, it was observed that the surface became very rough after the
oxidation. The surface roughness could cause potential problems because
SIEG/ELO would be growing past a very rough surface arld increasing the
possibility of nucleating defects and stacking faults in the silicon overgrowth.
&-terminalresistor structures were also fabricated alongwith the BJTs on the
same wafers to extract the sheet resistivity. An average sheet resistivity of 10.2
n!/sq. was obtained for the poly-silicon in the PHOSl set. This value was
lower than the value of 20 Q/sq. because of the additional heat cycles
e:cperienced by the ply-silicon after the ply-oxidation.
Arsenic Doping Characterization
In this section, the doping of polycrystalline silicon from a
c~~mmercially
available arsenic spin-on glass (SOG) source is described for the
first time. It is shown that the arsenic SOG source provicles for low sheet
resistivities in thin polycrystalline silicon films which can be used as gates
and contacts. In addition, the polycrystalline silicon films doped with arsenic
SOG and exposed to an oxidation step, exhibit reduced top surface roughness
when compared to films doped with phosphorus from a POC13 source or
arsenic implantation. The minimization of the top surface roughness of the
poly-oxide is important for their use in advanced 3-dimensional CMOS and
BiCMOS devices.
The use of spin-on glass as a dopant diffusion source has become more
prevalent in the recent years in the semiconductor industry. The motives
behind its increasing use stem from its process related advantages, reduced
cost, and safety considerations [7],[a]. The spin-on glass source is an organic
solution which can be spun on the wafer using stanldard photoresist
equipment. Following a pyrolysis treatment, the solution produces a doped
silicate film which is then used as the diffusion source. Soine of the process
related advantages include the possibility of obtaining varying sheet
resistivities by only changing the film thickness and keeping the furnace

conditions fixed. In addition, the use of SOG source makes the process safer
because of the small amount of dopant handled per wafer.
Polycrystalline silicon films are commonly used in the semiconductor
industry as MOS transistor gates, bipolar transistor emitters, and contacts and
interconnects. The grain size and the surface texture of these films are a
function of the deposition, doping conditions and subsequent oxidations and
thermal cycles [91, [lo]. The top surface of the oxide grown on these
polycrystalline silicon films is the subject of this section. The top surface
roughness might not be important for conventional 2 dimensional devices,
but it is of much consequence for advanced 3-dimensional CMOS and
BiCMOS devices [I]-[3], [6] and multi-level dielectrics. In the 3-D devices,
Selective Epitaxial Growth(SEG) and Epitaxial Lateral Overgrowth(EL0) is
used to grow single crystal silicon on top of existing poly-Si gates protected by
thermal poly-oxide. It is desirable to minimize the roughness of the polyoxide surface and hence the roughness of the poly-oxide/ELO silicon interface
in order to mitigate the interface state density and the defects generated in the
EL0 silicon.
The arsenic spin-on glass used in the this work was As-354 from
Filmtronics, Inc. [Ill. The silicate film produced has an arsenic concentration
of 5 :c 1020 cm-3. Firstly, it was necessary to establish the proces's for the SOD
and characterize the resistivity. Then the process could be appliled to the PCS
BJTfabrication procedure. To establish the doping procedure, two inch silicon
wafers were oxidized to form about ~OOOA
of oxide. Following the oxidation,
amorphous silicon was deposited in an LPCVD system using d,ecomposition
of silane at 550°C at 120mTorr. Next, the spin-on glass procedure was applied
to the wafers. The SOG procedure commenced by performing a Piranha clean
using 1:2 H202:H2S04solution followed by DI rinse. The wafers were then
baketi at 150°C to remove any residual moisture. The arsenic spin-on glass
was then spun on the wafer using a photo-resist spinner. About lcc of the
solution was applied to the wafer and spun at different speeds for 15 seconds.
The wafers were then baked at 150°C for 15 minutes to remove the excess
so1ve:nt in the film and to eliminate its hygroscopic properties so that it
would not be sensitive to humidity. Then a high temperature diffusion step
was used to drive the arsenic into the film from the SOG. The tiiffusion was
performed in a furnace tube in a nitrogen and/or oxygen ambient. All the

diffusion steps included a 3 min push and pull in pure nitrogen. After the
diffusion, the wafers were allowed to cool to room temperature and the film
was etched off in buffered oxide etch. It is important to allow the wafer to be
cooled to room temperature before the SOG film is etched using BHF
solution. The sheet resistivities of the film were then measured using a four
p i n t probe apparatus.
Table 5.4 lists the sheet resistivities resulting from different
experiments. Eight different runs were performed with varying diffusion
times, temperatures, and spin speeds. The sheet resistivity of the poly-Si film
decreased as the diffusion temperature increased and as the diffusion time
was increased. The sheet resistivity also decreased as the spin speed was
decreased. A smaller speed results in a thicker film and hence provides a
higher dose of arsenic available for the diffusion. The oxygen content in the
ambient is also a vital factor in determining the sheet resistivity. It has been
reported that increasing the oxygen content monotonically will decrease the
sheet resistivity until a minimum is reached [12]. Further increase in the
oxygen content starts to increase the sheet resistivity. The initial decrease of
sheet resistivity is attributed to an enhanced arsenic diffusivity in the
presence of oxygen. A further increase in oxygen initiatesl an oxide barrier
growth at the silicon interface resulting in less incorporatioil of arsenic in the
silicon.
Transmission Electron Microscopy was used to examine the surface
roughness of the polycrystalline silicon films doped with the arsenic Spin-on
glass. A comparison was performed between the following samples; sample
A, which was an arsenic SOG doped film; Sample B, a polycrystalline silicon
film doped with phosphorus deposition; Sample C, a polycrystalline silicon
film doped with arsenic from ion-implantation. Sample A was prepared as
run # 8, as listed in Table 5.2. Sample B was prepared by doping a 0.4p.m thick
a.morphous silicon film with phosphorous in the gaseous phase for 15
minutes at 950°C from a POCl3 source. Sample C was doped by implanting a
0.4 pm thick amorphous silicon film with arsenic at an energy of 50 keV and
a1 dose of 1 x 1016 cm-2. All three samples were then oxidized at 1000°C for 15
rninutes in a wet oxidizing ambient. After the oxidation, the sheet resistivity
of sample B was 15 R/sq. and that of sample C was 65 R/sq. A thick
polycrystalline silicon cap layer was then deposited, solely to protect the oxide

surface from damage during TEM sample preparation. The interface of the
oxide/cap poly layer was the interface of most interest during !:his study.
Figure 5.21 and 5.22 shows the TEM images of the three samples on the
same magnification scale. As can be seen from the micrographs, the oxide
surface of sample B is rough compared to the other two samples. Small
protrusions on the oxide surface are clearly visible. The oxide surfaces of the
other two samples are equally smooth and do not show much surface
roughness. The TEM results were also substantiated by Nomarski imaging,
which gave the same results. Increased roughness of the phosphorus doped
film is attributed to the enhanced anisotropic oxidation rates of the different
crystal planes exposed in the grains as compared to the arsenic doped films.
Further experiments are underway to correlate the surface roughness with
species type and the doping procedure.
Thus, it was shown that the arsenic SOG source can be used to obtain
low sheet resistivities in thin plycrystalline silicon films. The plycrystalline
silicon films doped with arsenic SOG and exposed to an oxidation step exhibit
coxrlparable top surface roughness with films doped by arsenic implant and
reduced top surface roughness when compared to films doped with
phosphorus from a POC13 source.

Table 5.3. Summary of - parameters for the arsenic spin-on glass dopant.

Figure 5.21. TEM cross-section of the three samples used for comparison of
top oxide interface. (a) Sample A, arsenic Spin-on-Glass doped, (b) Sample B,
phosphorus gas doped.

Figure 5.22. TEM cross-section of the three samples used for comparison of
top oxide interface. Sample C, arsenic implanted.

Since the Poly-silicon Contacted Sub-collector BJTs were fabricated in a
trench, it was also necessary to examine the surface adhesion of the SOG
along a sidewall. This was necessary to make sure that the poly on the
sidewall gets doped alongwith the poly on the bottom and. top of trench.
Resistor structures were fabricated with cross-sections shown in Figure 5.22.
The trench depth in resistor2 was 2.4pm. The SOG procedure was performed
according to run#8 listed in Table 5.2. An average sheet resistivity of =77
R/!;q. was obtained for the poly-silicon in the Resistor 1 and a value of =242
R/:;q. was obtained for Resistor 2. The higher value of 11, in resistor 2
indicated that maybe the SOG film was not getting adhered to the sidewall.
This speculation was confirmed by the SEM micrograph shown in figure 5.23
which clearly show that the SOG broke off at the edges of the sidewall. The
picture was taken after the 150°C postbake. Since the trench depth in the PCS
BJT run was only about 1.5pm, the BJT run was still performed with the

above mentioned parameters for the As SOG with the thirlking that a lower
trench depth might help resolve this problem. The run resulted in BJTs with
c:ollector resistance higher than expected, although normal functioning BJTs
were obtained. The higher value of the collector resistance could have been
due to the fact that the sidewall of the poly-contact did not get doped as
desired and that the As SOG did not get adhered to the sidewall. Further
optimization of the As SOG process is needed to obtain lower values of
c:ollector resistance for the BJTs doped with Arsenic. However, the surface
should as smooth as possible to reduce the perimeter stacking faults and
defects in the SEG/ELO material.

Substrate

Oxide

I

(a) Resistor 1

Substrate

(b)Resistor 2
Figure 5.23. Two resistor structures fabricated to study the adhesion of the As
SOG to the ply-silicon sidewall.

Figure 5.24. Scanning Electron Micrographs showing that the As SOG film has
broken off at the edges of the 2.4pm deep trench.

5.6. Chapter Summary

This chapter presented the fabrication and characterization of a novel
poly-silicon collector contacted BJT which would be used in a 3-Dimensional
BiCMO!3 process. The three types of BJTs were fabricated and extensively
characterized. These were a substrate BJT, a BJT fabricated ill a SEG/ELO
grown from a trench with a buried layer, and a poly-silicon contacted subcollector BJT (PCS BJT)with a buried layer. The poly-silicon collector contact
was tloped with phosphorus using gaseous phase doping or wit11 arsenic form
a commercially available spin-on glass source. The devices exhibited normal
operating characteristics. However, the phosphorus doped PCS ElJTs showed a
higher leakage through the base-collector junction than the arsenic doped
PCS 13JTs. The high leakage was due to the defects and stacking faults around
the perimeter of the active device region as observed by Nomarski and

scanning electron microscopy. The defects were high in the phosphorus
doped PCS BJTs than the arsenic doped PCS BJTs. The reason for the high
leakage in the phosphorus doped PCS BJTs was found to be directly related to
the sidewall oxide surface roughness along which the SE:G/ELO material
grows. Transmission electron microscopy was used to discover that the top
surface of oxide grown on a phosphorus doped poly-silicon is rougher than
all oxide grown on an arsenic doped poly-silicon layer. Thus, the SEG/ELO
growing past a rougher surface resulted in a more defective material. The
base-collector junctions of the BJTs were 6 p away from the trench edge.
The extent of the visible defects was about 5 p as observed by nomarski. The
reversebiased base-collector junction was very close to or even intersecting
the defects, resulting in a high generation leakage current.
It is necessary for optimal performance of the PCS BJTs that the
si.dewal1 oxide surface be as smooth as possible. In-situ doped poly with
arsenic might result in a smoother surface and in a low sheet resistivity. In
the devices fabricated in this study, the basecollector junction was not
intersecting the sidewall and the devices were not self-aligned. If this novel
collector contacting scheme was to be applied to self-aligned devices, it is
necessary that the base-collector junction be intersecting the sidewall. The
leakages for such junctions are expected to be worse than even the As doped
PC.BJTs. Thus, it is imperative that these sidewall defects he studied in more
d.etai1 in order to characterize them and to investigate their origin in more
detail.
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CHARACTERIZATION AND REDUCTION OF SIDEWALL DEFECTS IN A
SUB-MICRON WIDTH TRENCH ISOLATION USING SEG

6.1. Introduction

This chapter of the thesis presents the characterization and reduction of
the sidewall defects for a sub-micron width trench isolation using selective
epitaxial growth, epitaxial lateral overgrowth and chemical mechanical
polishing. The electrical characterization is performed through1 a p+/n diode
structure with the junction intersecting the sidewall of diode. Material
characterization is also performed using transmission electron miaoscopy to
study the origin and reduction of the defects. Section 6.2 describes the
isolation technique using SEG which has been reported earlier. Section 6.3
describes the electrical characterization technique used to extract the sidewall
and bulk ideality factors through p+/n diodes. Section 61.4 details the
fabrication sequence of the newly proposed isolation techique. Section 6.5
describes the electrical results and presents an analysis of the i0esults.Section
6.6 ]presents a detailed material characterization which was performed in
collaboration with Mr. Yen Haw of the Material Science department. Finally,
section 6.7 summarizes the contents of the chapter.
6.2. Background

The sub-micron width trench isolation technique has 'been reported
earlier by many researchers. Kurten, et. al. have presented this isolation
technique for MOS and bipolar applications [I]. Endo, et. al., Kasai, et. al.,
Kitajima, et. al., and Ishitani, et. al. have presented the !SEG isolation
technology incorporating single and twin-well for CMOS applications [ZI-[51.

Kitajima, et. al., and Ishitani, et. al. have presented the SEG isolation
tec'hnology incorporating single and twin-well for CMOS applications [2]-[S].
The process sequence was shown in figure 2.25 in Chapter 2. The process
sequence for the SEG isolation is much simpler than the process for LOCOS
isolation. An SEG isolation process takes one masking step, one H E step to
etch the oxide, and one selective epi growth step. The LOCO!5 process on the
other hand requires a pad oxidation, silicon nitride deposition, a masking step
to etch the nitride, the oxidation step to form the isolation oxide, and an etch
step to remove the pad oxide on the active device regions. In addition, the
SElG isolation technique has many advantages over the conventional LOCOS
isolation including the fact that the SEG isolation reduces lateral dimensions
due to the elimination of the undesirable bird's beak effect. SEG growth
results in silicon islands exhibiting facets which make the surface non-planar.
The facets could be eliminated by changing the HCl content in the reactor
ambient during the growth, possibly by compromising material quality. All of
the reported SEG isolation techniques have non-planar surfaces due to
faceting or they suffer from lower material quality. The SEG isolation
technique described in this chapter results in a planar surface by using
chemical-mechanical polishing. Thus a planar surface is obtained without the
possibility of compromising the material quality. The planarity of the top
surface is a property which is highly desirable with the increasing use of
millti-level metal schemes.
The SEG isolation could also be compared with the more advanced
deep trench isolation technology which has been effective for a small
isolation width with a high aspect ratio geoemtery. The deep trench isolation
process requires more steps than the SEG isolation technique. In addition, the
trench width is limited by required photolithography necessary to define the
mask in order to anisotropically reactive-ion etch the deep trench. The SEG
isolation technique has been reported with a 1/4 micron wid~thoxide used to
isolate device islands [4]. The isolation width can be decreased further but is
limited by the oxide thickness able to withstand the SEG reactor ambient [6].
The major limitation of the SEG technology is the defects along the
SE:G/oxide sidewall interface, resulting in undesirable R-G twrents. Various
authors have reported the presence of defects along the sidewall [7]-[Ill. A
factor of 10-100 increase in leakage currents has been reported when the

junctions intersect the SEG sidewall. The defects appeared to be only within
the bulk close to the sidewall [ I l l . It is of utmost importance that these
sidewall defects be characterized and possibly eliminated.

6.31.Characterization Technique
6.3.1. Theoretical Background
The current through a diode in the forward bias region is composed of
a diffusion component and a recombination current respectively of equation
6.1. The recombination current is characterized by the ideality factor, q,
theoretically equal to 2.

The recombination current is dominant at low forward biased applied
voltages while the diffusion current dominates at higher voltages. If an even
larger voltage is applied than the current is limited by series resistance and
high injection effects which increases the ideality factor d.rastically. The
forward bias N characteristics of a typical control p+/n diode fabricated in the
substrate is shown in figure 6.1. As shown, the ideality factor is greater than 1
indicating recombination for voltages up to 0.3 volt. Between 0.3 and 0.6 volt,
the diffusion current dominates since the ideality factor has droped to almost
1.0. Increasing the voltage more than about 0.7 volt results in a rapid increase
in the ideality factor due to series resistance and/or high injection effects.
The basic structure used to study the SEGloxide sidewall defects is the
diode structure shown in figure 6.2. The current through the diode in the
forward bias region is given by the following equation which includes bulk
and perimeter current components.
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Figure 6.1. Forward biased ideal diode characteristics.
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Figure 6.2. Basic diode structure used to investigate the sidlewall and bulk
defects.

In equation 6.1, A is the diode area, Jo is the diffusion bulk saturation
current density, J'bo is the recombination bulk saturation currtlnt density, q b is
the bulk ideality factor, P is the perimeter of the diode, J', is the diffusion
is the perimeter saturation
perimeter saturation current density (A / anz),
current density (A/cm), q p is the perimeter ideality factor, and V is the
applied voltage. The units of the bulk current density components are A/cm2,
while the units for the perimeter current density are A/cm.. The two bulk
cuxrent components can be lumped into one component. Si~nilarly,the two
perimeter current components can be lumped into one component.

rp,

Dividing the resultant equation by the area results in the following
equation 6.3.

Thus, for a given voltage, if the measured current density is plotted as
function of the perimeter to area ratio, a straight line should be obtained with
the slope given by the perimeter current component and the xintercept given
by the bulk current component. If the measurement is performed at two
different voltages between which the ideality factor is assumed to be constant,
then two values of slopes can be obtained as shown in the two following
equations.
slope 1= Jp(exp(-) qvl - 1)
qpkT
slope 2 = Jp(exp(-) qv2 - I)
qpkT
The above two eqautions can be solved simultaneousl!r to obtain the
values of Jpo and q p Thus two characteristic parameters for the sidewall can
be obtained. This technique has been applied on GaAs diodes and solar cells to
stud.y the effect of perimeter recombination [12], [13].

It is important to realize that experimental data will have variation
and small variations in the data can cause large changes in the x-intercept.
Therefore, it is always more accurate to determine the desired quantities from
the slope than from the intercept. To more accurately obtain. the bulk current
ccbmponents, equation 6.2 can divided by the perimeter to obtain equation 6.6.

Thus the bulk current components can be obtained fiom the slope of
the least-square fit of an I/P vs. A/P plot. Taking the data at two different
voltages allows for the extraction of Jb, and qb, which characterize the bulk
current component.

6.3.2.Bulk and Perimeter Saturation Currents
The current in the diode due to recombination is given by

Substituting for R(x) from the Shockley-Read-Hall (SRH)
recombination results in the following equation.

Some simplifications can be obtained in equation 6.8, if the following
assumptions are made. Firstly, forward biased conditions are assumed.
Secondly, the trap level is assumed to be at Ei, the intrinsic energy level. This
implies that the recombination rate is maximum when ,rp n(x) = Tn p(x).

Using these assumptions, one can arrive at the following equation for the
saluration current density.

Similarly, the perimeter saturation current density can be given by the
folllowing equation.

So = (Sno spo)1/2 is the surface recombination velocity and Lp is the
effective length where recombination is taking place.
6.4. Process Sequence
6.4.1. Fabrication Process

The aoss-sections of the process sequence are shown in figures 6.3 and
6.4. A detailed explanation of each of the process cross-section is given in the
following:
(a)
The fabrication process started with n-type, 1-5 R-crr~,(100) silicon
wafers. The device structures were oriented along the <:loo>direction
on the (100) plane to reduce defects and enhance the material quality.
~ field oxide on the silicon as
The process began by growing a 0 . 3 8 of
shown in Figure 6.3(a).
(b) Positive photoresist (A21350 JSF) mask was then used to form a trench
by anisotropically etching through 0.38pm of oxide and 2.5pm of
silicon in a Reactive Ion Etcher (Drytek 100) using Freon 115 gas. The
oxide was etched at a rate of = 90 A/min and the silicon vvas etched at =
340 A/min.
The photoresist mask was then removed and about l00A of
(c)
amorphous silicon layer was conformally deposited in a IPCVD reactor
using decomposition of Silane at 550°C as shown in figure 6.3(c).

(d)

(c!)

(

@

(h)

The amorphous was then completely consumed during a wet
oxidation was performed at 1000°C resulting in a 0.2i'p.m oxide on the
sidewall and bottom of trench. Actually, the poly-silicon deposition
step is not needed and a thermal oxidation is sufficient to obtain a
conformal oxide.
Next, a maskless anisotropic RIE with Freon 115 was then used again to
etch the oxide from the silicon substrate and open ithe seed-hole for
SEG/ELO. The wafers were annealed at 1000°C for 10 minutes in dry N2
to remove the RIE damage. A BHF dip and a thorough wafer clean was
performed prior to SEG/ELO of silicon.
Next, SEG/ELO of silicon was performed in a standard reducedpressure pancake-type RF-heated epitaxial reactor. A 5 minute
hydrogen bake and 30 sec HC1 etch, both at 970°C were used prior to
growth. SEG/ELO was then grown from the silicon seed-holes at 970°C
and 40 Torr at a growth rate of 50.12 p.m/min to result in a 4.Op.m of
growth. The growth did result in silicon material over the field oxide
and hence a planarization step was needed. The crolss-section at this
step is shown in figure 6.4(f).
The wafer was chemical-mechanicaly polished down to the top surface
using the field oxide as an etch stop. A force of 15 lbs was applied for 5
minutes with the wafer rotating at xx rpms and the polishing pad
rotating at 150 rpms in the opposite direction. The polishing pad was
continuously exposed to a colloidial silica slurry (brand Nalco 2350). All
of the overgrowth was removed and a planar surface was obtained. The
active device region isolated by the substrate by a sub-micron width
insulator is now ready for MOS or BJT fabrication as shown in figure
6.4(g).
The SEG/oxide sidewall was characterized by p+/n diodes fabricated in
the active device regions. After the CMP, boron was implanted in the
devices for diode formation at an energy of 25keV and a dose of 3 x 1013
cm-2. The back of the wafer was implanted with arsenic at an energy of
35keV and a dose of 3x1015 cm-2. The implants were driven-in by
growing a wet oxide for 14 minutes at 1000°C. Cont,acts were opened
and approximately 0.25p.m of Al-1% Silicon allo-y was sputtered
deposited and defined using lift-off. The wafers were finally annealed

at 41S°C in dry N2 for 20 minutes. The final cross-section of the diode is
shown in figure 6.4 (h).
Figure 6.5 shows the SEM of a diode with two top contacts. Note that
the top surface has been polished and the surface is very planar.
The two main limitations and drawbacks of the SEG isolation
technique are the presence of facets which results in non-planar surfaces, and
the presence of the undesirable sidewall defects. The leak,age currents of
diodes isolated with SEG isolation are higher than diodes which are isolated
by LOCOS isolation. The SEG material quality is poor close to the sidewall
oxide. The problem of facets can be eliminated by the use of chemicalmechanical polishing, as described above. The sidewall defects,,however, pose
a more severe and difficult problem to resolve. The first step was to
characterize the sidewall and bulk SEG material in the SEG isolation
technology.
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Figure 6.3. Sub-micron width trench isolation process flow.
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Figure 6.4. Sub-micron width trench isolation process flow.

Figure 6.5. SEM top surface view of the finished diode with two top contacts.
Note the polished surface of SEG showing no facets.

6.4.2. Device Structures
The main structure under investigation is the one shown in Figure
6.4(h), where the selective epitiaxial silicon is grown in a trench with a thin
oxide sidewall surrounded by silicon. This structure will now be referred to as
process C. In additionto process C, three other structures were also fabricated
which are described below.
6.4..2.1. LOCOS Isolation (Process A)
Process A was a diode with a conventional recessed L,OCOS isolation
oxide sidewall. It also served as the reference for all the other samples
discussed from hereon. The fabrication process started with n-.type, 1-5 R-cm,
(100) silicon wafers. The recessed LOCOS process began by growing an 8ooA
thick pad oxide at 1000°C for 8 minutes. Then 0.25pm Si3N4 was deposited
using chemical vapor deposition of dichlorosilane and ammonia at 800°C at
400mT. A Positive photoresist (A21350 JSF) mask was then used for
anisotropically etching through 0.25pm Si3N4 in a Reactive Ion Etcher
(Drytek 100) using SF6 gas. The oxide was then etched at a rate of = 90 A/min
in the same etcher using Freon 115 gas. Following the oxide etch, 0 . 5 p of the
silicon was isotropically etched in SF6 plasma as shown in figure 6.5 (a). The
photoresist mask was then removed and the wafers were oxidized for 2 hours
at 1050°C to form the isolation oxide as shown in figure 6.5 ~:b).The nitride
was then removed and the pad oxide removed to expose the silicon substrate.
A maskless boron ion implant was then performed to form the diode with
junctions intersection the sidewall of the LOCOS oxide. Boron was implanted
at 25 keV and a dose of 3x1013 cm-2. A backside arsenic implant was
performed at an energy of 35 keV and 3x1015 cm-2. A 14 minute oxidation was
performed to activate the implant and form an oxide on the ciiode. Contacts
were opened and approximately 0.25pm of Al-1% Silicon alloy was sputter
deposited and defined using lift-off. The wafers were finally an~~ealed
at 41S°C
in dry N2 for 20 minutes. The final cross-section of the diocle is shown in
figure 6.5 (d).
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Figure 6.5. Recessed LOCOS isolated diode structure, process A.

Figure 6.6 shows an SEM cross-section of the recessed LOCOS structure.
Clearly shown is the infamous 'bird's effect' due to oxida~tionunder the
nitride. If the silicon was not reactive ion-etched then an unrecessed LOCOS
structure would have been obtained with non-planar surfaces. The structure
is recessed becasue the field oxide and the top of the diode are at the same
level, except for the protusion due to the bird's beak effect.

I

BIRD'S BEAK

Figure 6.6. SEM cross-section of the recessed LOCOS structure.

6.4.2.2. Control SEG (Process B)
Once the SEG/ELO was chemically-mechanically polished, diodes were
fabricated in the SEG material using a mask with junctions t 5 p n away from
the sidewall oxide. This sample would indicate the quality o f the bulk SEG
material. The same implants for the front diode and back contact were used as
the ones described for the LOCOS process. The cross-section of this diode is
shewn in figure 6.7. It is important to note that the lithographically drawn
distance of the diode junction from the sidewall oxide was 6pm. Care was
taken during the alignement and the implant mask was aligned within l p .

A1-S i Top Contaci

I
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n-substrate

1

Al-Si Back Contact
Figure 6.7.Cross-section of the control diode in SEG with base junction 6 p n
away from the sidewall oxide, process B.

6.4.2.3. Reoxidized SEG (Process D)
To examine the effect of reoxidation on Process C,: the following
experiment was performed. After chemical-mechanical polishing the
SEG/ELO, the wafers were placed in HF to completely remove the sidewall
oxide as shown in Figure 6.8(b). The wafers were then reoxidized at llOO°C for
40 minutes in dry 0 2 to result in about O.1lpm of oxide. The wafers were
placed in BHF for 45 seconds to reduce the top oxide thickness so that a very
high energy implant does not have to be used for forming the diode. The
wafers was then implanted with boron at an energy of 35ikeV and dose of
4>c1013cm-2.The implant was activated by a 14 minute wet oxj.dation at 1000°C.
Contacts were opened and approximately 0 . 2 5 of
~ Al-1% Silicon alloy was
sputtered deposited and defined using lift-off. The wafers were finally
annealed at 415OC in dry N2 for 20 minutes. The final cross-section is shown
in figure 6.8(c).
In the next section, the electrical results would presented for the four
samples described above. Process A devices served as the reference for
comparing the new SEG isolation technology to the conventional LOCOS
technology. Process B devices served as a reference for the bulk SEG material
and processing steps, while process C and D devices were the actual diodes
with the SEG isolation technology implementation.
6.5. Electrical Characterization & Analysis

6.5.1. IV Characteristics
Samples with process A consisted of diodes in the substrate with
LOCOS isolation. Figure 6.9 shows the forward IV characterj.stics of the diode
along with the ideality factor. The diode shows exce1len.t forward biased
characteristics with the ideality factor to be 1.0 indicating that the diffusion
current is dominant. Figure 6.10 shows the I-V characteristics of the SEG
control diode process B. This result indicates that the bulk SEG material
quality is excellent and and that there are no defects 6 p n away from the
sidewall oxide as shown by the excellent ideality factor of approximately 1.0.
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Figure 6.8. Process flow for the reoxidized, process D.
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:Figure6.9. Forward IV characterisctics and ideality factor of LOCOS diode,
process A, q = 1.02.

2

le-2

2.5

le-4

2.0

5

m
3

3

$

1.5

C1 le-8
4

1.0 3
0

U

'n

p!

il
"
0.5

3

@ le-10
le-12
0.0

0.2

0.4
0.6
0.8
FORWARD VOLTAGE (V)

0.0
1.O

Figure 6.10. Forward I-V characterisctics and ideality factor of control diode,
process B. q = 1.01.

The forward bias I-V curves of proces C and D devices are shown in
figire 6.11. The ideality factor of the sample C is about 1.78 indicating high
recombination in the SCR. These diodes had the junctions intersecting the
sidewall and hence it can be inferred that the sidewall defects are the main
cause of the poor ideality factor. Also shown in figure 6.11 is t.he IV curve for
the reoxidized sample. The reoxidation step has removed some of the defects
and, the ideality factor has decreased to about 1.4 at 0.5 volts.
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Figure 6.11. Forward N characteristics and ideality factor of sa~mpleC and
sample D.

6.5.2. Sidewall Characterization

The sidewall of the diodes was characterized by the method described
in section 6.3. The sidewall and bulk characterization was performed only on
diodes from process A, C, and D. The dimensions of the diodes used for
process A are listed in table 6.1. The dimensions of the diodes used for process
C and D are listed in table 6.2. The current through each of the diode was
mczasured at three different voltages where the ideality factor was constant.
The measured current was divided by the area and the current density
obtained was plotted versus the P/A ratio. The least square fit of the data was
used to obtain the slope. Two different values of slopes were used to solve for
the sidewall parameters, q p and Jpo Figure 6.12 through 6.14 show the plots
for process A, C, and D devices. Since the defect densities vary over the wafer,
it was necessary to establish an averaging procedure. One way could be to
average all current values for a perticular diode size at a certain voltage and
obtain one cummulative plot which is averaged over the whole wafer. The
second way would be to obtain the plot for each die first. Then average the
sidewall parameters for all the dies to obtain one value of the parameters. The
second method can be considered a local averaging and the sidewall
parameters for each die which give an indication about the defect density in
th.at area of the wafer. The average values of parameters from both the
methods were very close and they were both used. 20 devices of each
dimension were used for the measurement. For process A, q p and Jp were
1.00 and 4.35~10-14A/cm. For process C, qp and Jp were 1.83 and 1x10-9 A / m .
For process D, q p and Jp were 1.37 and 2.24~10-11A/cm. These values are
tabulated in section 6.5.6.

Table 6.1.Dimensions of diodes used in process .A.
Device Perimeter (an)

I
2
3
4
5

3.00x
252 x
204 x
240 x 10-2
3.00 x

Area(an 2,

5.58 10"
3.92 x lo-5
2.55 x
3.20 x lo-5
5.40 x 10-5

Table 6.2.Dimensions of diodes used in process C and D. .
Device Perimeter (an) Area(an )
1
2
3
4
5
6
7
8

236 x
1.88 x
1.40 x
3.24 x
276 x 10-2
228 x 10-2
3.40 x 10-2
280 x 10-2

3.46 10"
2.18 x 10"
1.20
6.51 x lo'5
4.71 x 10-5
3.20 10-5
7.00 x 10-5
4.50 x 10-5

P/A (I/cm)
Figure 6.12. J vs. PI A plot for process A (LOCOS).

Figure 6.13. J vs. P/A plot for process C (As Grown).

Figure 6.14. J vs. P/A plot for process D (Reoxidiz~d).

6.5.3.

Bulk Characterization

To obtain the bulk parameters, qb, and Jbfor the diodes, I/P was
plotted as a function of A/P. Again, the slopes at two different voltages were
used to extract the bulk parameters. The bulk parameters will include the
contribution from the defects as long as the defects are not at the sidewall
interface. The results of process B (the SEG control diode) indicated that the
majority of the defects were somewhere within 6 pm of the sidewall interface.
This means that any defects originating from the sidewall and within 6 pm
away will increase the ideality factor even though the centrid SEG material is
defect free. Thus the bulk ideality factor and current density are not
representative of the entire SEG bulk region. The I/P versus A / P plots are
shown in figures 6.15, 616, and 6.17. For sample A, q b and Jbwere 1.05 and
4:.04x10-11 A/ cm2. For sample C, qb and Jbwere 1.4 and 1.28~10-8A/cm2. For
s'ample D, q b and Jbwere 1.38 and 5.57~10-9A/cm2. 'These values are
tabulated in section 6.5.6.

Figure 6.15. I/P vs. A/P plot for process A (LOCOS).

Figure 6.16. I/P vs. A/P plot for process C (As-Grown).
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Figure 6.17. I/P vs. A/P plot for process D (Reoxidized).

6.5.4. Reverse Leakage Measurement
The reverse leakage current of the diodes were also measured in order
to further characterize the devices. The measurement was performed at -2
and -3 volts using an HP picoammeter. The measurement was performed in
the dark with dry nitrogen blowing on the wafer. Figure 61.17 shows the
histograms of the leakage currents. The average values at -3 volts reverse bias,
measured over 20 devices were 2.03~10-7A/cm2 for the sample A (LOCOS),
4.2~10-3A/cm2 for the sample C (As Grown), and 6.0~10-3~ / c m 2for the
sample D (Reoxidized).

*

Reverse teakage ( ~ / m
1
Figure 6.18. Histograms of the leakage currents.

6.5.5. Summary of Results
In the above sections the characterization results of the diferent diode
structures were presented. Table 6.3. summarizes all the results for the
different processes. The first column shows the ideality factor at 0.45 volts.
The LOCOS diode shows excellent ideality factors showing minimum
recombination in the SCR region. Sample C show an ideality factor of about
1.78. This value is rather high and can be attributed to the defects along the
perimeter and in the bulk within 6 microns of the sidewall oxide.
Reoxidation helped in improving the ideality factor at 0.45 volts and the
value decreased to 1.4. The perimeter and bulk components are listed in the
next two columns. The LOCOS process shows the minimurn ideality factors,
saturation current densities, and reverse leakage, as expected. The five orders

of magnitude increase in the perimeter saturation current density and 3
orders magnitude increase in the bulk saturation current density in process C,
respectively, indicates the presence of many defects. Tlhe reoxidation
procedure applied to process D decreased the ideality factors and saturation
current densities. As indicated by the results, the defects have been reduced
but not eliminated by the reoxidation procedure. The perimeter defects were
dec~easedmore than the bulk defects. This could have been due to two
reasons. Firstly, a longer oxidation time might be required to furthur reduce
the bulk defects and the oxidation time used simply might not have been
long enough. Secondly, it is possible that the reoxidation of the narrow
groove might have induced dislocations in the bulk inspite of reducing the
already existing defects after the SEG growth. The perimeter defects were
reduced simply because the reoxidation produced a new interface with the
SE(3, hence, healing any interface damage and filling up the tiangling bonds
anci reducing the interface state density. The reverse leakage current of the
SE(3 isolation devices were 4 orders of magnitude larger than the LOCOS
device. The application of -3 volts was appropriate because the depletion
wicith was within the SEG and did not extend in the substrate as confirmed by
PISCES-2B simulations. The nature and type of these defects are discussed in
the next section with the aid of transmission electron microscopy.

Table 6.3. Summary of results for the sidewall defect study.
?I@ tl*

0.45

SAMPLE A
('LOCOS)

A

?Ib
-14

1.02 1.00 4.35 x 10

-9

(AS GROWN)

-11

1.05 4.04 x 10

-8

1.78 1.83 1.00~10 1.40 1 . 2 8 ~ 1 0
-11

(REOXIDIZED)

Jb @ / a n

1.40 1.37 224x10

-9

1.38 5 . 5 7 ~ 1 0

JpV(A/an4
@ -3.0 V
-7

203 x 10

-3

4.20~10
6.00xld

The values of Jp and Jbfrom table 6.3 can be used in eq. 6.9 and 6.10 to
calculate values of the W / b and SOLp r0 is the lifetimes in the bulk and So is
the surface recombination velocity. Using an approximate value of W and Lp
as 448A obtained from PISCESZB simulator, So and .ro can be calculated. The
values are listed in table 6.4. As expected the value of So is the lowest for the
process A and the highest for the process C. Reoxidation decreases the value
of So by two orders of magnitude. The inaease in .ro after reoxidation is not as
prfonouncedas the decrease in So.

Table 6.4. Surface recombination velocity and lifelimes.

6.61.Material Characterization

The growth of high quality silicon epilayers by selective epitaxial
growth (SEG) and epitaxial lateral overgrowth (ELO) processes has been
recognized as an important goal for several years. However, various types of
de.fects through epilayers were always observed. Those defects present in the
device active area can cause functionality failures, excessive current leakage
in integrated circuits, or mobility reduction by trapping and scattering of
carriers. Any reduction in the crystallographic defect density in the device
active area would be beneficial in terms of circuit performance improvement
and yield increase. In this section, Transmission Electron Microscopy (TEM)
was used as a major technique to observe defects in epilayers and to
characterize these defects. By improving the fabrication process, which has
never been addressed before, TEM observation showed that defects could be
tremendously reduced.

Figure 6.19. TEM micrograph of sample C showing the defects.

Figure 6.19 shows a TEM miaograph taken from a samjple from process
C (As Grown). Defects were mostly generated within lprn from Si/SiO;!
interface, while a defect-free region was found away from the sidewall. This
fact was already predicted by the near perfect ideality factc~rsof process B.
Dj,slocations observed farther away from the sidewall were believed to have
been driven a certain distance from the sidewall by stresses. By utilizing
various diffracting conditions and two-beam imaging telchniques which
render dislocations images out of contrast, the Burgers vectors of the
di.slocationscan be determined. By comparing images which show that all of
the dislocations in process C sample are simultaneously out of contrast under
400 and 3-11 reflections, it was concluded that these dislocations were the
same perfect type and with Burgers vector in [I101 direction, which makes an
angle of 4S0 with respect to the sidewall.
Figure 6.20 shows TEM miaograph taken from a sam-pleof process D
(repxoidized). The oxide shown did not fill up the cavity region. This is due
tc, the fact that a BHF etch was performed to reduce the top oxide thickness in
order to use a lower energy for ion-implantation. It is to 1be noted that an
o'bvious reduction of defects was observed in this sample. The scattered
dislocations, the only defects observed in sample from procas D, were firmly
bounded at one end to the sidewall interface, and propagated from the
interface into both the epilayer and the substrate. This is (distinct from the
observation of process C, in that the dislocations were only formed in the
epilayer. The dislocation images nearly vanished under the! same reflections
as those for process C, and this identified the Burgers vector to be of the type
[:1101.

Figure 6.20. TEM micrograph of sample D showing the dramatic reduction of
defects in the SEG.

In conclusion, for the diodes developed in process C and D, it was
found that only two types of stacking faults were active in samlple C ( a/3(111)
ancl a/3(1-1-111, while for process D, there were no stacking faults observed.
Dislocations are the most common defects in both samples h-om process C
ancl D. Those dislocations were analyzed to have a Burgers vector of the form
a/2![011] in both sample C and D. The dramatic reduction of defect densities in
process D can be understood by comparing the different procestjing procedures
of the two specimens, mainly the annealing effects accompanying
reoxidation. The thermal reoxidation step was carried out at llOO°C for 40
mi~~utes.
This high annealing temperature should give atoms at imperfect
sites (sample C) enough energy to move back to their low energy perfect sites,
thus reducing defect densities (sample D) Although the high temperature
treatment may anneal out defects produced from SEG growth, the stresses
induced by the oxidation of the narrow groove may introduce new defects

int'o the SEG layer. This was probabaly the cause of the dislocations seen in
the sample from process D, originating from the bottom 'of the narrow
groove.
Two further experiments were done to investigate this problem.
Samples from process E was first processed using the same procedures as
described for sample C (as-grown), followed by annealing in N2 ambient at
lllDO°C for 40 min, which is the same time and temperature as the reoxidation
step in sample D. The oxide was not etched off. Samples of process F were
subject to the same procedures as sample C, followed by the complete
ramoval of oxide, and an anneal in N2ambient at 1100°C for 40 min. For TEM
ob~servation,LPCVD polysilicon deposition at 600°C was used to fill up the
cavity region solely to protect the sidewall region during ion-milling. The low
deposition temperature (600°C) should have had a negligible effect on the
defects of the structures.
The structure of sample E was examined, and is shown in figure 6.21.
The stacking faults are still the major defects in the epilayer. One of them
originated from the SEG sidewall interface and propagated at about 45"
thlrough the epilayer, ending at the SEG surface. The other defects appeared
similar to those in the as-grown specimen (process C), including dislocations
and stacking faults. By comparing the samples of process C and E, it may be
seen that the defect densities were only slightly reduced by nitrogen
annealing.
For process F, it was evident that most of the defects were eliminated,
as shown in Figure 6.22. The polysilicon cap layer, which was deposited after
reoxidation N2annealing, showed a long but thin cavity d.ue to incomplete
deposition. The defects observed in sample F were mostly dislocations, and
these dislocations formed an array near the sidewall interface, as seen in
Figure 6.22.

Figure 6.21. Dark field TEM micrograph taken from process E.

Figure 6.22. Dark field TEM micrograph taken from process F.

To explain the variation of microstructures in process E and
the
respective processes need to be examined. Samples from process E and F were
annealed at the same condition except that E was annealed with the existence
of the trench oxide, but F was annealed without the presence of the oxide.
High temperature annealing of the SEG material may be able to remove
defects caused by growth mistakes and thermal expansion (resulting from
SE8Ggrowth); however, new stresses will be generated in the sidewall region
due to heating/cooling for high temperature treatment. The new stresses will
generate new defects, and these defects should have about the same nature as
thlose for the process C without annealing (as-grown). This is the reason why
process E exhibits a microstructure similar to the as-grown1 process C. For
process F, high temperature annealing not only removed defects caused
during growth right at the interface, but also thermal-expansion defects.
&!cause of the removal of the oxide before annealing, the thermal stresses
due to the differences of thermal expansion coefficients; would not be
generated, and an improved microstructure was expected.. Further longer
annealing may possibly cleanse the residual dislocations in process F.
Although sample F offers a straight forward answer in improving the SEG
quality, it is not practical because the insulating SiQ was removed from the
wafers. However, it gives evidence to understand defect foirmation near the
si'dewallinterface, and a way to minimize defect densities.
Even though the material quality is shown to be greatly improved in
szunple D and F using TEM,the ideality factors of diodes fabricated in sample
D were not as low as desired. This could have been due to the presence of
p4oint defects causing traps in the energy gap not eliminated by the various
annealing procedures.
Fj

6..7.
Chapter Summary
This chapter presented an extensive characterizatiorl of the sidewall
defects caused in a new isolation technology using SEG andl ELO. The study
increased the understanding of the nature of these sidewall defects. The
d.efects were found to be stacking faults originating from the sidewall and
entending into the bulk, lpm away from the sidewall. The defects were
c'aused mainly due to the difference in thermal expansion of the oxide and

SE(3 and were most probably generated during the cool-down period of the
SE(S cycle. Reoxidation of the sidewall dramatically decreased the sidewall
defects. If the sidewall oxide was removed and an anneal was performed in
inert nitrogen, the defects were removed, whereas if the sidewall oxide was
not etched off and a nitrogen anneal was performed, the defects were not
reduced. These experiments pointed out that the presence of the sidewall
oxide had a major impact in the generation of defects. The stress induced in
the SEG during the cool down period was more than the elastic yield strength
of the material. The stress was then relieved in the form of statking faults and
dislocations. The next two chapters present more characterization of these
sidewall defects and a model to explain the generation of these defects.
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CHAPTER 7
CHARACTERIZATION OF SIDEWALL DEFECTS IN VARIOUS
SEG /OXIDE STRUCTURES

7.1. Introduction

This chapter of the thesis presents the characterization of the sidewall
defects for various structures having a selective epitaxial growth silicon/oxide
sidewall interface. The electrical characterization is performed through a
p+/'n diode structure with the junction intersecting the sidewall of diode.
Material characterization is also performed using transm~ssionelectron
microscopy to examine the type and location of defects. The electrical
characterization technique used was the same as the one described in chapter
6. W o n 7.2 gives the background for the study in this chapter. Section 7.3
describes the various device structures and presents their fabrication
sequences. Section 7.4 describes the electrical while section 7.5 presents the
material characterization results. Finally, section 7.7 summarizes the contents
of the chapter.

7.2. Background
The major limitation of the SEG isolation technology is the sidewall
defects along the SEG/oxide sidewall interface, resulting in undesirable R-G
cunrents [I]-[5]. It is of utmost importance that these sidewall defects be
characterized and possibly eliminated. This chapter describes several basic
device structures fabricated in order to characterize thes'e defects and
undertand their origin. The characterization technique described in chapter 6
wi1,l be used again to identify the sidewall and bulk material parameters. The
simple structure of a diode provides the felixibility and ease to attempt the

fa'brication of various types of structures. While the p:revious chapter
described a specific application where SEG sidewall defects play a very
important role, this chapter presents structures which are not necessarily
intended for a specific applications. They could, however, be used for speafic
applications, if so desired, and some applications will be pointed out in the
co,urseof the chapter.

7.0.Device Structures
Five different device structures were fabricated in this ]partof the study
to investigate the SEG sidewall defects. Two of the structures served as
references. These were a LOCOS isolated diode and a RIE etched sidewall
diode. The other three structures had the SEG/oxide interface of interest.
These devices are desaibed in the following.

7.3.1.LOCOS Diodes (Process I)
Process 1 was a diode with a conventional recessed 1'-OCOS isolation
oxide sidewall identical to the one described in chapter 6. These diodes served
as the reference for all the other diodes discussed from hereon. The
fabrication process was the same as described earlier and hence, will not be
desabed again. The cross-section of the diode is shown again i,n Figure 7.1.

Top Contact

Bottom Contact

Figure 7.1. Recessed LOCOS isolated diode structure, Process I.

7.3.2. RIE Substrate Diode (Process 2)
Process 2 was a diode fabricated in the substrate but having an RIE
sid.ewall which was oxidized. The cross-sections of the process sequence are
shown in figure 7.2. An explanation of each of the process cross-sections is
given in the following.
(a)

(b)

(c)

The fabrication process started with n-type, 1-5 R-cm, (100) silicon
wafers. Boron was implanted in the entire front for dicde formation at
an energy of 25keV and a dose of 3 x 10'3 a n - 2 . The back of the wafer
was implanted with arsenic at an energy of 35keV and a dose of 3x1015
cm-2.
A negative photoresist mask was then used to form a trench by
anisotropically etching through 2 pm of silicon in a Reactive Ion
Etcher (Drytek 100) using Freon 115 gas. The negative photoresist mask
was removed and the implants were driven-in by growing a wet oxide
for 14 minutes at 1000°C.
Contacts were opened and approximately 0.25pm of Al-.l%Silicon alloy
was sputtered deposited and defined using lift-off. The wafers were
finally annealed at 41S°C in dry N2 for 20 minutes. The final crosssection of the diode is shown in figure 7.2(c).

This diode structure also served as a reference for the subsequent
structures. Using process 2, the reactive-ion-etched sidewall can be examined
anti can be compared with the LOCOS and other SEG sidewall diodes.
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Figure 7.2. Process flow of the RIE substrate diode (Process 2).

7.3.3. Wet-Etched Oxide SEG Diodes (Process 3)
Process 3 was a simple diode structure with the SEG oxide sidewall
interface of interest. The cross-sections of the diode process are shown in
figure 7.3. An explanation of the process is given in the following.
(a)

(b)

(c)

The fabrication process started with n-type, 1-5 R-an, (100) silicon
wafers. The device structures were oriented along the <loo> direction
on the (100) plane to reduce perimeter defects and enhance the material
quality. The process began by growing a 1 . 2 of~ field oxide on the
silicon. The thick oxide was grown at llOO°C for 4.5 hours. Positive
photoresist (AZ1350 JSF) mask was then used to wet etch the oxide
using BHF for 15 minutes. The photoresist mask was then removed
and SEG/ELO of silicon was performed in a standard reduced-pressure
pancake-type RF-heated epitaxial reactor. A 5 minute hydrogen bake
and 30 sec HCl etch, both at 970°C were used prior to growth. SEG/ELO
was then grown from the silicon seed-holes at 970°C and 40 Torr at a
growth rate of ~0.10pm/min to result in a 1.5 pm of growth. The
growth did result in silicon material over the field oxide and hence a
planarization step was needed.
The wafer was chemical-mechanicaly polished down to the top surface
using the field oxide as an etch stop. A force of 15 lbs was applied for 5
minutes with the wafer rotating at 50 rpms and the polishing pad
rotating at 150 rpms. The polishing pad was continuously exposed to a
solution of KOH (Nalco 2350). All of the overgrowth was removed and
a planar surface was obtained.
After the CMP, boron was implanted in the devices for diode
formation at an energy of 25keV and a dose of 3 x 1013 m-2. The back of
the wafer was implanted with arsenic at an energy of 35:keV and a dose
of 3x1015 cm-2. The implants was driven-in by growing a wet oxide for
14 minutes at 1000°C. Contacts were opened and approximately 0 . 2 5 ~
of Al-1% Silicon alloy was sputtered deposited and defined using liftoff. The wafers were finally annealed at 415OC in dry N2 for 20 minutes.
The final cross-section of the diode is shown in figure 7.31 (c).
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Figure 7.3. Process flow of the wet-etched oxide SEG diocle (Process 3).

7.3.4. RIE Oxide SEG Diode (Process 4)

Process 4 was a diode structure with the SEG oxide sidewall interface of
interest. The thick field oxide was etched with anisotropic HE. The crosssection of the diode is shown in figure 7.4. The fabrication process was
identical to that of process 3 except that fact that the oxide was anisotropically
RI13 using CHF3 and @. The photoresist mask was then removed and a dry
oxidation at 1000°C for 20 minute was performed to anneal the RIE damage.
The resultant oxide was etched using BHF. Then SEG/ELO of silicon was
performed in a standard reduced-pressure pancake-type RF-heated epitaxial
reactor. The growth was performed at the same time as the process 3. The rest
of ithe processing subsequent to the SEG was performed at the same time and
was identical to process 3. The structure of process 4 is also an ideal candidate
for a facet-free isolation technology using SEG and chemical mechanical
polishing.
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Figure 7.4. Cross-section of the RIE oxide SEG diode (Process 4).

7.3.5.

Thin Oxide Cavity SEG Diodes (Process 5)

Process 5 consisted of a diode having only a 0.3pm oxide sidewall
before the SEG was performed. The motive behind fabricating this process
was to examine the effect of sidewall oxide thickness before the SEG. The

effect of thermal stress on the sidewall defects can be understood more with
the aid of this structure. The process is described as follows.
(a)

(b)

(c)

(d)

The fabrication process started with n-type, 1-5 R - a , (100) silicon
wafers. The device structures were oriented along the <loo> direction
on the (100) plane to reduce perimeter defects and enhance the material
quality. The process began by growing an 800A thick pad oxide at 1000°~
for 8 minutes. Then 0.25pm Si3N4 was deposited using chemical vapor
deposition of dichlorosilane and ammonia at 800°C at 400mT. Negative
photoresist (A21350 JSF) mask was then used to anisotropically etch
~
in a Reactive Ion Etcher (Drytek 100) using SF6
through 0 . 2 5 Si3N4
gas. The oxide was then etched at a rate of = 90 A/min in the same
etcher using Freon 115 gas. Following the oxide etch, lpm of the silicon
was anisotropically etched in Freon 115 plasma as shown in figure 7.5
(a).
The photoresist mask was then removed and the wafers were oxidized
~
The nitride was
for 2 hours at 1050°C to form an oxide 0 . 5 thick.
then removed using SF6 plasma and the pad oxide removed using
Freon 115 plasma. The oxide on the substrate was reduced to 0 . 3 0 ~ .
The silicon in the active areas was now exposed and the next step was
to etch the single crystal silicon down to the substrate level. This way
the 0 . 3 p oxide would form a thin sidewall oxide before the SEG. The
single crystal silicon was etched using a mixture of 47gm KOH, 127mI
H20,and 39 ml Isopropanol. The etch rate was about 130A/minute.
The etch was performed at room temperature so that the etch rate
.. solution is very selective to oxide
could be controlled very well. The
and no change in color of oxide was observed after the etch was
complete.
Next, SEG was performed exactly the same as described for the last two
processs. A short growth was performed so that the SEG would not
growth out and over the thin oxide and the planarization step could be
avoided. Following the SEG, the diode formation was the same as
described for the previous diodes. The final cross-section is shown in
figure 7.5 (d).
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Figure 7.5. Process flow of the thin oxide cavity SEG diode (Process 5).

Figure 7.6 shows a bird's eye view of the process 5 before SEG growth.
The thin oxide wall is about 1.2pm high and 0.3pm wide. SEG would be
grown in the region bounded by this thin sidewall. Figure 7.7 shows a crosssection of the thin oxide cavity SEG diode (Process 5) after the SEG growth.
7.4. Electrical Characterization and Results

-

j

The sidewall and bulk characterization was performed by the method
described in setion 6.3 The current through the diode was measured at three
different voltages where the ideality factor was constant. The measured
current was divided by the area and the current density obtained was plotted
versus the P/A ratio. The least square fit of the data was used to obtain the
slope. Two different values of slopes were used to solve for the sidewall
parameters, qp, and Jpo.
To obtain the bulk parameters, qb, and Jbfor the diodes, I / P was
plotted as a function of A/P. Again, the slopes at two different voltages were
used to extract the bulk parameters. The bulk parameters will include the
contribution from all defects except the ones at the sidewall interface. Twenty
devices are measured and the average values of parameters are listed in table
7.1. The perimeter and area for the wet-etch sample were modified due to
oxide undercutting resulting in a lateral increase of dimensions by 2 . 2 p as
shown by TEM in next section.
Process 1 and 2 diodes can be considered as the references. Process I
shows excellent bulk and sidewall parameters indicating almost no
recombination in the SCR region. Process 2 diodes shows an ideality factor of
1.1 which could be due to the presence of RIE damage along the sidewall not
completely removed by the 14 minute oxidation. The sidewall ideality factor
is slightly higher than the LOCOS and indicates a lower quality sidewall. The
leakage current density is comparable to the process 1 at -2 volts. This
perticular voltage was used because any larger voltage resulted in higher
leakage currents due to the fact that the reverse biased depletion region wodd
go around the corners of the sidewall and enlarge into the substrate. There
could possibly be defects originating from the bottom comer oxide, hence,
causing a larger leakage at higher voltages. The depth etched into the silicon
was 1.5 pn and PISCES-2B simulations indicated that at -3 volts, the

1

depletion region was 1.4 pm. Thus, the reverse leakage was measured at -2
volts so that the depletion region would not go into the substrate.

Figure 7.6. SEM micrograph of process 5 before the SEG.

Figure 7.7. Cross-sectional SEM of the thin oxide cavity SEG diode (Process 5).
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Process 3 shows a higher ideality factor of 1.37 for the sidewall and 1.32
for the bulk. This indicates that presence of defects along and dose to the SEG
sidewall. However, the sidewall and bulk material quality is better than the
As-Grown processs described in Chapter 6. The structure desaibed in chapter
6 will have larger thermal stresses close to the sidewall due to the presence of
the thin oxide between the SEG and the substrate. Process 3, described herein,
has only the oxide present at the sidewall and hence lower thermal stress is
expected. The ideality factor at 0.45 volts for process 3 and 4, 1.29 and 1.23
respectively, are very dose, however, the perimeter and bulk parameters are
different. The R E perheter values are higher then the wet-etched oxide
process. This could be due to that rough oxide sidewall due to the RE. The
bulk paramater of the wet-etched oxide process 3 are higher than the RIE
oxide process 4. This was different than expected bacause the R E oxide of
process 4 was expected to have a higher bulk ideality factor due to possibly
incomplete removal of damage induced during RIE.

Table 7.1. Summary of results.

DEVICE
SAMPLE I

(Locos)

qQ
0.45

2

clp J ~ ( A / ~q )b J J A / ~ ~~)~ r r v ( ~ / m )
-14

1.02 1.00 435 x I0

-I1

1.05 4.04 x 10

-I1
-13
SAMPLE 2
1.05 8.21 x 10
1.10 1.15 8.05 x 10
(RES U B r n T E )
SAMPLE 3

(WET-ETCHOXIDE)
SAMPLE 4
W E OXIDE)

1.29 1.37 1.56 x 10-11 1.32 6.78 x 10",

2.31
Q -2 V

2.03 x l ~ l
@ -2 v

zss
@-IV

1.09 3.59 x 16''

4.M) lo"
@ -IV

-12
SAMPLE 5
1.15 1.21 3.79 x 10 1.08 1.91 x 16''
(THIN OXIDE WALL)

4.97 lo5
@-IV

1.23 1.49 4.17 x 16"

t"

The thin oxide cavity SEG diode (process 5) showed the most
interesting results. The ideality factors were lower than process 3 and 4 and
were close to the values of process 1 and 2. Considering the fact that this
process had the notorious selective epitaxial growth sidewall interface, the
bulk and sidewall parameters. were closest to ideal of any SEG structure
studied. The reason for the low ideality factors c k be postulated to be due to
the thin sidewall oxide. If th& defects are generated due to thermal stress
during the cool down period after the SEG growth, then the SEG grown in
this structure will experience the minimum thermal stress due to the
presence of the thin oxide which is free to expand and contract on both sides.
Also, the comer of the substrate/SEG intersection will experience the least
thermal stress due to the thin oxide there.
The reverse leakage currents are listed in table 7.2. The values of the
SEG diodes are close to the LOCOS diode indicating minimum generation in
the depletion region. The reverse leakage for the process 3, 4, and 5 were
measued at -1 volts since voltages voltage higher than that would extend the
depletion region into the substrate. Performing the measurement at -1 V
keeps the depletion region within the l
p deep SEG. Note that all the values
of Jmv are very close to each other.
The values of Jp, and Jbfrom table 7.3 can be used in eq. 6.9 and 6.10 to
calculate values of the W/T, and SOLplois the lifetimes in the bulk and So is
the surface recombination velocity. Using an approximate value of W and Lp
as 448A obtained from PISCES-2B simulator, So and 7, can be calculated. The
values are listed in table 7.3. As expected the value of So and the lowest for the
process 5 (thin sidewall oxide) among the SEG diodes. Similarly, T, is the
highest amongst the SEG diodes, as expected.

Table 7.2Surface generation velocities and lifetimes.

7.5. Material Characterization

In this section, Transmission Electron Microscopy (TEM) was used as a
tool to observe defects in epilayers and to characterize these defects. Process3,
4, and 5 were examined and studied using TEM. Figure 7.8 shows the TEM
micrograph of the wet-etched oxide SEG diode. As shown the defects are not
detectable in the TEM. The absence of the defects could be substantiated by the
fact that the as-grown diode (process C) studied in chapter 6 had a much
higher ideality factor and showed defects in TEM. The reoxidized diode
(process D), however, had an ideality factor of 1.4 and showed almost no
defects in TEM. The ideality factors of the diodes studied in this chapter are all
lower than 1.35 and hence it is possible that there are no structural defects
present in the structure. If thermal stress is the main cause of the SEG
sidewall defects than the diodes studied in this chapter can be postulated to be
strained but not enough to cause plastic deformation resulting in dislocations.
The thermal stress and strain could cause traps in the energy gap resulting in
a slightly higher ideality factor but not enough to cause platic deformation.
Note the increase in lateral dimensions by 2.2pm due to undercutting of the
oxide and photoresist weakening. The increase in dimensions was
incorporated in the electrical characterization.

Figure 7.9 shows the cross-sectional TEM micrographs for the RIE oxide
SEG diode (process 4). Again, no defects are observed in the SEG close to the
sidewall or the bulk. The RIE diode shows a tapered oxide edge due to
photoresist weakening during the HE.

Figure 7.5. E M ricrograph of process 3 showing the absence of defects.

Figure 7.9.E M m i c r -o ~ a f i of process 4 shc\ving 30 defects in the SEG.

7.7. Chapter Summary

This chapter presented a study of the SEG sidewall interface using more
basic structures. Five different structures were fabricated and studied. The
bulk and perimeter defects were characterized by the characterization
technique described in chapter 6. The simple diode used for the
characterization allowed the fabrication of various structures to investigate
these sidewall defects. ~ide&alland bulk material were characterized for a
wet-etched oxide SEG diode, an RIE oxide SEG diode, and a thin oxide
sidewall SEG diode. The thin oxide sidewall SEG diode showed the best
ideality factors and minimum saturation current densities. The results could
be explained if assumed that the defects in SEG are introduced mostly during
the cool down period after the growth. If this is true than the thin oxide
sidewall diode SEG would experience the minimum stress due to the
presence of the very thin (0.3pm) sidewall oxide before the SEG. Crosssectional TEM micrographs showed no defects in the bulk SEG or at the
sidewall indicating that the stress in all the processs was not high enough to
cause plastic deformation, dislocations, or stacking faults. Approximate
values of the surface recombination velocity and lifetimes were obtained.

References

J. Borland, M. Gangani, R. Wise, S. Fong, Y. Oka, Y. Matsumoto,
"Selective Epitaxial Growth for Advanced Device Structures", Solid
State Technology, pp. 111-119, January 1988.
L

[2]

.

i

-.

A. Ishitani, H. Kitajima, N. Endo, and N. Kasai, "Silicon Selective
Epitaxial Growth &d Electrical Properties of Epi/Sidewall Inerfaces",
Japanese Journal of Applied Physics, vol. 28, no. 5, May 1989, pp. 841848.

131

4

[5l

H. M. Liaw, and G. J. Seiter, "Silicon Selective Epitexy for High Speed
Pedestal-Type Bipolar Devices," Proceedings of the 10th International
Conference on Chemical Vapor Deposition, 1987, pp. 317-333.
L. Jastrzebski, "SOX by CVD : Epitaxial Lateral Overgrowth (EL01 Process
Review", Jounal of Crystal Growth, 63, 1983, pp. 493-526.

-

W. A. KIassen, and G. W. Neudeck, "Sidewall Gate Controlled Diode
for the Measurement of Silicon Selective Epitaxial Growth - Si02
Interface Defects," IEEE Transactions on Electron Devices, Vol. 37, No.
1, pp 273-279, January 1990.

i

1
I1
L

1

C-8
SJXECTZVE EPlTAXIAL GROWTH SIDEWALL DEFECT MODEL
8.1. Introduction

The last two chapters have focused on the characterization of the
selective epitaxial growth sidewall defects in various structures using
electrical and material analysis techniques. This chapter describes the present
understanding of the SEG sidewall defects, summarizes the conclusions from
the characterization results described in the previous chapters, and then
presents a model describing the defects induced from the thermal stress due
to mismatch in expansion coefficients of silicon and the sidewall insulator.
Section 8.2 describes the current understanding of the SEG sidewall defects.
Section 8.3. presents the author's understanding of the SEG/ELO growth
process. Section 8.4 details a model describing the defects induced due to
thermal stress alone. Finally section 8.5 presents a chapter summary.
8.2 Present Understanding of SEG /EL0 Sidewall Defects
Various authors have discussed the possible causes for the SEG
sidewall defects [I]-[121. It is postulated that defects are nucleated close to the
sidewall as the silicon grows past the interface. One cause of these defects is
the incorporation of ply-silicon nucleation on the sidewall oxide. During the
epitaxial growth, if a supersaturation of species exists in the gas phase, the
adsorption and desorption process of silicon atoms from and to the gas takes
place on the silicon and on the oxide mask. The binding energy required for
the silicon atoms to adsorb to the oxide surface is higher than the binding
energy needed for them to adsorb on the single crystal silicon seed-hole. Due
to this fact, it is possible to obtain selective growth of epitaxial silicon. H U is
added to the gas ambient to prevent the nucleation and obtain selectivity of
growth. Even if the HCI and other parameters are optimized to obtain

excellent selectivity and no visible nucleation on the oxide is observed, there
is a possibility of entrapping a poly-silicon nuclei in the SEG/ELO as it is
growing past the interface. These nuclei will get incorporated into the crystal
lattice and cause defects.
The formation of poly-silicon islands requires a certain amount of
time, the critical time (called an incubation time) which is a function of the
temperature, pressure, and the HCl content in the ambient. For typical
SiH2C12-HCl-H2 systems in the temperature range of 925-120O9C, the critical
time ranges from a few seconds to a few minutes [13].At a time equal to the
aitical time, the poly-silicon nucleation starts to occur. For times exceeding
the aitical time, the nucleation density starts to approach a saturation level
ancl does not increase beyond that level. The critical time increases with
decreasing pressure, decreasing growth temperature, and increasing HC1
concentration.
Two types of nucleation processes have been pointed out to take place
on the oxide surface. These are homogeneous nucleation and heterogeneous
nudeation. Homogeneous nucleation is when silicon atoms are deposited on
the oxide surface to spontaneously condensate and form poly-silicon nuclei.
This type of nucleation can be eliminated by the optimization of growth
co~lditions including HCl flow, temperature, and pressure. The
heterogeneous nucleation takes place when the deposited atoms condense
around localized places such as defects, pin-holes, contamination, etc. To
eliminate the heterogeneous nucleation, a growth/etch cycle deposition
sch.eme has been proposed. In this scheme deposition is carried out for a time
equal to or less than the aitical time needed for poly-silicon homogeneous
and heterogeneous nucleation. Then the growth phase is followed by an etch
cyde in HCl and hydrogen and the nucleation is completely removed. The
growth etch cycle is continued till the desired epitaxial growth thickness is
obtained. Thus each growth cycle is started without the danger of entrapping a
po1.y-nuclei in the SEG/ELO as it grows by the interface.
The weak bonding at the interface can produce interface states and
result in large leakage currents. These interface states are evident by enhanced
etch rate of oxide along the sidewall interface. A similar interface formed by
growing E L 0 over oxidized poly-silicon gates was studied from
pol.y/oxide/ELO capacitors [141. The interface states density from capacitance

measurements were measured to be about 1011 /eV-cm*. This implies that the
epi/oxide interface itself might not be the main source of R-G centers and that
the interface gets healed due to the presence of hydrogen in the ambient
during the growth or during a post-epitaxial oxidation.
It is postulated that the main cause of the SEG/ELO sidlewall defects is
thermal stress after the SEG growth during the cool-down period [lo]. The
oxide/silicon interface is a location of high internal strain. As a strain relief
mechanism, stacking faults are generated in the silicon material. The strain
could be introduced as a result of the difference in therma.1 coefficient of
expansion between the silicon overgrowth and the oxide. At high
temperatures, the silicon yield strength is lowered and the thermal stress
could exceed the material yield strength. If this situation occurs, the internal
stress will be relieved by plastic deformation of silicon [IS]-[18]. Some practical
steps have been suggested to reduce the internal strain introdluced by the Si
overgrowth [19].The insulating film could be made thinner which would
reduce the internal strain. The thermal stress could also be reduced if the
the~nnalcoefficient of expansion of the insulator next to the overgrowth is
matched to that of silicon. However, the very limited choices of insulator
does not allow the matching of expansion coefficients. The reduction in
growth temperature itself should reduce the stress and strain developed in
the material, at the expense of slower growth rates.
8.3. SEG/ELO Growth Process

The selective epitaxial silicon growth process is a very complicated CVD
process incorporating various chemical, mechanical, and structural changes
and reactions. In the following, an understanding of the growth process
starting from room temperature will be described. Figure 8.l presents the
various stages of the growth process. Each one of these stages is discussed
below.
(a)Stage 1

At room temperature, there exist internal stress ,and strains in
the various films on the wafer. The silicon substra~tecould have
an internal strain due to a previous high temperature step. If
that internal strain has been relieved then dislocations and

stacking faults would have been generates as a result. Otherwise,
the substrate would be strained. Si02 is frequently used as the
masking material for the selective growth. High intrinsic stress
can be present in the oxide during growth [20]. These intrinsic
stresses add to the thermal stress generated during cool down
from the oxidation temperature. However, if the oxidation is
carried out above 950°C, the viscosity of the oxide becomes very
low and the internal stress in the oxide can ibe relieved. For
oxidation temperatures lower than about 950°C, intrinsic stresses
of up to 7x109 dynes/an2 have been measured [20]. Thus if the
oxides present in the have been oxidized above 950°C, the
internal stress in the oxide is negligible. Sifl4 hais also been used
as the masking material for selective growth. Si3N4, though has
a higher adsorption energy for nucleation, it his built-in stress
caused during deposition. Stress up to lxlOl* tlynes/cm2 have
been measured in nitride films [21]. All of these stresses have to
be taken in account at room temperature.
(b:)Stage2 The temperature is ramped up to the desired deposition
temperature. There is a change in the material properties and
stresses with the increase in temperature. There will be change
in the stress patterns in the films and in the substrate due to the
mismatch in coefficients of thermal expansion^. At 950°C, the
~ / ~that
~ of oxide
silicon coefficient of expansion is 3 . 9 ~ 1 0 and
is 0 . 5 ~ 1 0 - ~ / In
" ~ addition,
.
the yield strength of silicon is
lowered with increasing temperature. The yield strength is a
material property which determines the maximum stress the
material can withstand before plastic deformation occurs. This
issue will be discussed in more detail in the next section.
(c)lStage3 The growth process is initiated. Fist a 5 minute H2 pre-clean
bake is used to etch the native oxide. A 30 second HCl etch is
then used to clean the silicon seed-hole surface. Then DCS is
introduced into the chamber providing the silicon atoms, HC1 to
maintain selectivity over the insulator, and H2 as the carrier gas.
Silicon atoms are adsorbed on the seed-hole region to grow the
SEG/ELO given by the following chemical reacticbns [13].

-
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STAGE 1
*Room Temperature
*Built-in Stress/Strains
I

1
I

STAGE 2
*Temperature Rarnpup
*Change in Yield-Strength of Si
*change in Stress-Strains
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STAGE 3
*Initiate Selective Growth
*Silicon Deposition
*Insulator Degradation Poly-Si Entrapment

\
STAGE 4
*Temperature Rampdown
*Change in Yield Strength of Si
*ThermalStress at the SEG/insulator interface
*Generation of Defects

b

STAGE 5
*Room Temperature
*Net Stress/Strains and Defects

Figure 8.1. A Flow-Chart Representation of the selective silicon growth
process and the major events.

Si&C12 (g) <===> SiU2 (g)+H2 (g)
Sic12 (g) + ( 0 ) <===> Sic12 ( 0 )
Sic12 (e) + H2 (g) <===> Si(0)+ 2 HC1 (g)
where (g)means in the gas, ( 0 ) means a free surface site, and
Si(*) means a silicon atom on the surface. The presence of H2
inhibits reaction of Eq. 8.1. If HC1 is present it will inhibit
reaction Eq. 8.2. In addition, the HC1 will etch the silicon
according to the following reaction.
Si(0) + 2 HCl ===> Sic12 + H2 + (*)

(8.4)

A very important phenomenon which occurs du:ring the growth
is the degradation of insulator (e.g. oxide) according to the
following reaction.

Si(*)+ Si02 + H2 ===> 2 SiO + (*I + H2

(8.5)

The above reaction is a very important one beca.use it results in
the etching of the masking oxide, which is highly undesirable,
since the degraded oxide will provide new sites for further
silicon nucleation. A detailed study of th~e degradation
phenomenon has been reported earlier [12].An ~xtensionof that
study will be presented in the next chapter. The pin-holes and
degradation of the insulator during the growth causes the
insulator to become rough and unsmooth at certain sites. These
rough and uneven sites can later be areas of high stress and
become the cause of dislocations during the cool-down period.
This is an important difference between the SEG;/oxide sidewall
interface and a thermally oxidized Si/SiO2 interface. In addition,
even if the HC1 and other parameters are o p t i m i i to obtained
excellent selectivity and no visible nucleation on the oxide, there
is a possibility of entrapping a poly-silicon. nuclei in the
SEG/ELO a s it is growing past the interface. These nuclei will get
incorporated into the crystal lattice and cause defects. One

consequence of the entrapment of the nuclei in the SEG, not
addressed before, could be that the selective silicon will be
become mechanically weaker at this sites, thus reducing the yield
strength of silicon at those sites. These sites would then be the
first to undergo plastic deformation during the cool-down
period.
(d) Stage4

Once the desired growth is performed, the source gases are
inhibited from the chamber. The temperature is rcduced and the
wafers are allowed to cool to room temperature :in H2 ambient.
The thermal stress due to the temperature chang:e and the mismatch in expansion coefficient is the major culprit in causing
the sidewall defects. If the stress at any temperature is higher
than the yield strength, the silicon SEG will undergo plastic
deformation resulting in dislocations and stacking faults. The
rough sites on the oxide due to degradation and ihe weaker SEG
due to the entrapped poly-silicon nuclei will cause the thermal
stress to be higher and the yield strength to be lower,
respectively. Thus, these sites can generate dislocation and
stacking faults.

(el Stage 5

Once the wafer is at room temperature, there exists final stresses
and strains in the system, which could be different than the
initial state of stage 1.

8.4. Thermal Stress Induced Defect Model
The main cause of the SEG sidewall defects has been postulated to be
the thermal stress generated during the cool-down period after the growth.
There exists a mis-match of thermal coefficient of expansion alongwith a
temperature change resulting in thermal stress. The experiments described in
chapter 6 and 7 confirm this postulate. Summarizing the results from chapter
6, the defects in the as-grown process C were dramatically :reduced when
annealed in nitrogen without the oxide present in process F. The high
temperature supplied enough energy for the defects to propagate and the

atoms to rearrange themselves to find a lower energy site. The absence of
oxide eliminated any stresses that could have been caused due to the mismatch in thermal expansion coefficient. In process E, the oxide was present
during the anneal and hence, even if some of the stacking faults were reduced
during the anneal, the poor quality interface of the SEG and sidewall oxide
coidd generate those defects again during the cool-down period. The sample
from process D was reoxidized and exhibited a dramatic reduction of defects
because the defects have been known to be consumed during oxidation
because the some of the defective silicon itself is getting consumed [22].In
ad'dition, the stacking faults are also known to reduce with high temperature
anneals and the high temperature during oxidation helps in reducing the
stacking faults. During the cool-down period, the newly reoxidized interface
aeated, is less prone to defect generation due to thennal stresses.
In addition, the results of the thin sidewall oxide SEG ciiode (process 5)
in chapter 7 also supported the postulate of defect generation due to thermal
stress. The thin sidewall oxide (0.3pm oxide) will result in less thermal stress
du.ring the cool-down period than the sample of process 3; (wet-etch) and
process 4 (RIE etch). The thin-sidewall oxide SEG diode showed the best
results of all the diodes fabricated in SEG with junctions intersecting the
sidlewall, with the results being closest to ideal. All these experiments support
the postulate that the major cause of the SEG sidewall defects is the thermal
stress generated as a result of the mis-match of expansion coefficients during
the cool-down period after the growth. In the next sections, a model will be
presented describing how the defect generation due to thennal stress at the
SEG/insulator interface might occur.
8.4,.1. Yield Strength of Silicon

The mechanical properties of silicon, just like most other materials, is
detscribed by a stress versus strain curve as shown in figure 8.2. The stress is
plotted against the percent of the cross-head displacement divided by the
initial gauge length of the specimen [15].The sample obeys H:ook's Law until1
the stress reaches the upper yield strength (auy).Above this value, silicon
starts to plastically deform. Dislocations and stacking faults will be induced
and the sample will not return to its original shape after the removal of the

forces. Further inaease in strain reduces the stress rapidly to a level
designated as the lower yield strength (oly)followed by a slow inaease in the
stress with increasing strain. The upper and lower .yield strengths are a strong
function of temperature, initial dislocation density, and oxygen content, and
have been measured by various authors [IS]-[la]. The temperature
dependence of the yield strength values are of most interest in the present
work and they are given by the following equations [16].
P

Guy = Gye l h exp

(
mkTL)

Fracture

alY Lower Yield Strength

Crosshead Displacement (arb. units)

Figure 8.2. Typical stress-strain curves for silicon crystal.
Substituting the values of the constants for silicon, eq. 8.6 and 8.7 can be
rewritten as in the following.

a,,, = 1 . 4 10"
~ em-1 exp (&)

In the above equations, E is the strain rate with units of %change in
specimen length per second (AL/L-sec). The value of the constant Cly was
given whereas a value for CUywas extracted from the results of reference [16].
The typical strain rates, under which the reported experiments were
performed, varied from 10-3 secl to 10-6 secl. Thus eq. 8.8 determines the
maximum value of stress that can be applied on the silicon crystal before it
will start to undergo plastic deformation at any given value of temperature.
Obvious from the equations is the fact that the yield stress increases with the
strain rate. Thus if the material was to undergo tension or compression at a
faster rate, then its yield strength value would be higher.
Dislocation generation and propagation takes place in certain
crystallographic planes, called the slip planes, in a particular direction. In
silicon, dislocation and plastic deformation occurs when the shear stress
acting in that slip plane exceeds the above mentioned upper yield strength,
auy.In silicon, the slip planes are the (111) family of planes and the favorable
direction of slip propagation is in the [I101 direction. The relationship
between the applied stress and the shear stress, z, acting along the slip plane is
given by Schmid's law (eq. 8.10) and shown in figure 8.3 [IS].

+

Here is the angle between the normal to the slip direction and the
axis of tension and k is the angle between the slip direction and the axis of
tension. The equation above has to be used for translating the applied stress to
the shear stress from the literature [I61 before it can be compared to the shear
thermal stress. Figure 8.4 shows the slip plane and the pertinent directions
relative to the slip plane in the SEG/insulator system when the features are
aligned along the <loo> direction. In the measurements of yield strengths
described in literature, the axis of tension was along the <123> direction. For
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that case, $ = 2221" and h = 40.89". The factor ~os22.21~cos40.89~
has to be then
multiplied by the yield strength values to obtain the shear strain. For the
SEG/insulator, the thermal stress would be along the <loo> direction and
hence that would be the axis of applied strain. Thus $ = 54.74O, and h = 45".
Similarly, the values of thermal stress obtained in the next section will have
to be multiplied by the value cos45°cos54.740~
to obtain the shear thermal
stress.
Figure 8.5 shows the ;hear upper yield strength of silicon as a function
of temperature for various strain rates. The yield strength changes by 3 orders
of magnitude from 5009C to 1100°C. A ten fold inaease in strain rate results
in about 4 fold inaease in the yield strength.

slip
plane
(111)

Figure 8.3. Illustration of Schrnid's law. N is the slip plane normal, T is the
axis of tension or compression, and S is the slip plane direction [15].

Figure 8.4. The SEG/insuIator sidewall and the pertinent vectors for the
calculation of the shear stress. A = 45"and = 54.74O.
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Figure 8.5-The shear upper yield strength versus temperature for various
strain rates. The yield strength was calculated using eq. 8.8 and 8.10.

8.4:.2. Thermal Stress at SEG/Oxide Sidewall
The stress in a film is the sum of the thermal stress at the intrinsic
stress ai, and external stress a,,. For the SEG silicon, the i.~ntrinsicstress is
assumed to be negligible since single crystal silicon is being grown as a
continuation of the substrate. The external mechanical forces imposed on the
SEG during growth are also assumed to be zero. Under these assumptions, the
totid stress is only the thermal stress, given by the following equation.

Where Ef is the silicon Young's modulus, v is the poison's ratio, USi
anci a,,, are the coefficient of thermal expansion of silicon and oxide, TGRis
the temperature of film deposition and T is the temperature at which the
stress is desired. In general, the coefficient of expansions are a function of
temperature. Thus eq. 8.11 can be generalized to eq. 8.12.

Recall that thermal stress from eq. 8.12 has to be multiplied by the
factor cos45"cos54.74" to obtain the shear thermal stress acting along the slip
direction. An experimentally determined expression for the coefficient of
expansion for silicon is given by eq. 8.13 in the temperature range of 0°C to
1200OC [23].

The coefficient of expansion of oxide does not change much with
temperature and a value of 0.6~104OC-1 was used to simplify tlhe calculations.
Equation 8.12 can be used to calculate the thermal stress in the silicon as the
temperature is decreased from TGR, the growth temperature, to any

temperature T. At TGR,the thermal stress would be zero anti it will increase
as the temperature is decreased. The value of the shear thennal stress at any
temperature should be less than the value of the shear yield strength of
silicon in order to avoid plastic deformation and defect formation.

8.4.3.Model Predictions
Figure 8.6 shows the shear thermal stress calculated using eq. 8.10 and
eq. 8.12 for growth temperatures, TGR, of 970°C, 920°C, and 870°C. The thermal
stress is zero at the growth temperatures and increases with decreasing
tenperature. Also plotted is the shear yield strength using eq.8.8 and eq. 8.10
with a strain rate of 10-6 secl and 10-7 secl. The figure provides a basic
understanding of the defect generation due to thermal stresiies alone. It will
be desired to keep the entire shear thermal stress curve under the shear yield
strength curve in order to prevent plastic deformation. With decreasing
growth temperatures, the shear thermal stress curves are shifted to the left as
expected. A low enough growth temperature reduces the thermal stress to
values below the yield strength for all values of temperature.
The model describes and predicts the defect generatioin and presents a
wiay to possibly eliminate defect formation. The results of the model are as
expected, i.e. a reduced growth temperature could inhibit the defect
generation. It is difficult to predict the exact operating temperatures of no
defect generation because of the uncertainty in the strain rate in the
SESG/oxide system. In addition, two dimensional effects i,n the geometry
would enhance the stresses around corners and edges. The poly-silicon nuclei
en.capsulation during the SEG growth, discussed in the previous section, will
decrease the yield strength of the silicon close to the sidewall. The model,
dces describes the trend which has already been observed in experiments.

400 500 600

700 800 900 1000 1100 1200Temperature (OC)

Figure 8.6. Shear thermal stress and shear upper yield stren@ as a function
of temperature to predict the defect free operating range.

The strain rate used to determine the stress in the crystals can be
controlled precisely [16]-[18]. In the SEG/Oxide system, it is difficult to
determine the strain rate. The strain rate after the SEG growth i.s related to the
rate at which the wafer is cooled. As a first approximation, the strain rate can
be calculated as a product of the expansion coefficient and the cooling rate.
The units of the strain rate are AL/(L-sec). The units of a are AL/(L-OC). Thus
the product of a with the cooling rate (dt/d(time)) would result in the strain
rate. If the wafers are cooled in 15 minutes, the strain rate can be calculated.

Using equation 8.14 and 8.15, a value of 3.58~10-~AL/(L-sec)
for the
strain E can be calculated. This is the rate at which the silicon sidewall is being

co~npressed.Figure 8.7 shows the shear yield strength and the thermal stress
starting from a growth temperature of 970°C using this value of E. The shear
thermal stress curve is under the shear upper yield strength curve. The shear
upper yield strength curve for an actual silicon SEG sidewall will be lower
than the one shown in figure 8.7 due to the sidewall oxide roilghness and the
polly-silicon entrapment during the growth.
A very interesting conclusion d r a m from the model is that if the
striain rate is increased during the cool-down period, then the shear upper
yield strength would also increase. An increase in the strain rate during the
cool-down period implies an increase in cooling rate. Thus if the wafers were
cooled at a very fast rate only in the regime where the shear {thermalstress is
higher than the shear upper yield strength in figure 8.8, then the yield
strength would increase and plastic deformation might not take place. Thus,
the SEG would have internal strain but it would not be :relieved, which
means no plastic deformation or defect generation.

400
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Figure 8.7. Eq. 8.10 and eq. 8.12 with a strain rate of 3.58x'lO-6 s c l .

8.5. Chapter Summary
This chapter presented a review of the basic understanding of the SEG
prcKess and further insight into the structural changes taking place during the
growth. A model predicting the defect generation based on the shear upper
yield strength of silicon and the shear thermal stress due t:o mis-match in
expansion coefficients was formulated and described. The nnodel predicted
that lower growth temperatures will reduce the possibility of inducing defects
beclause of reduced thermal stress at the SEG/oxide sidewall interface. It is
difficult to predict the exact operating range for defect suppr~essionbased on
this model because of the uncertainty in strain rate during cool-down after
SE(3, high stress induced due to 2-dimensional effects, oxide degradation, and
ply-silicon encapsulation during growth. The model provides for a basic
untierstanding of defect generation and shows the correct trends. A way to
suppress defects is postulated by inaeasing the cooling rate in the regime
where the thermal stress is higher than the yield strength of silicon. An
estimate of the strain rate can be obtained from the cooling rate and using this
value of the strain rate gives an operating range which has already been
observed experimentally.
An interesting possibility could be the use of nitridetl oxides as the
sidewall insulator. Nitrided oxides have become of very high interest as
reliable dielectrics for VLSI MIS devices. Annealing thin oxides in NH3 or
N 2 0 by conventional furnace thermal process or rapid thermal anneal
improves several properties of the insulator such as its diel.ectric strength,
improved barrier against dopant and impurity diffusion and reduced
degradation due to carrier injection. Since the thermal coefficient of
expansion are of the following order, Si02<Si<Si3N4, nitridation of oxides
might increase its thermal coefficient of expansion and make it closer to that
of silicon. Thus the thermal stress at the interface would be reduced. There
has been no reports of the measurement of expansion coefficient of nitrided
oxitles. Superior MOSFET characteristics, including increased mobilities have
been reported with thin nitrided oxides due less strain at the Sii/SiO2 interface
[24].

[I]

H. Kurtan, H. J. Voss, W. Kim,and W. L. Engl, "Selective Low-Pressure
Epitaxy for MOS and Bipolar Transistor Appliciation," IEEE
Transactions on Electron Devices, Vol. ED-30, No.11, pp. 1511-1515,
November 1983.

121

N. Endo, K. Tanno, A. Ishitani, Y. Kurogi, and H. Tsuya, 'Novel Device
Isolation Technology with Selective Epitaxial Growth," I E E E
Transactions on Electron Devices, Vol. ED-31, No.9, pp. 1283-1288,
September 1984.

[3]

A. Ishitani, H. Kitajima, N. Endo, and N. Kasai, "Silicon Selective
Epitxial Growth and Electrical Properties of Epi/Sidew<allInterfaces,"
Japanese Journal of Applied Physics, Vol. 28, No. 5, pp. 841-848, May
1989.

[4]

J. Borland, M. Gangani, R. Wise, S. Fong, Y. Oka, Y. Matsumoto,
"Selective Epitaxial Growth for Advanced Device Structures", Solid
State Technology, pp. 111-119, January 1988.

[9]

H. M. Liaw, and G. J. Seiter, "Silicon Selective Epitexy for High Speed
Pedestal-Type Bipolar Devices," Proceedings of the 10th International
Conference on Chemical Vapor Deposition, 1987, pp. 317-:333.

[lo]

L. Jastrzebski, "SO1by CVD : Epitaxial Lateral Overgrowth (ELO)Process
- Review", Jounal of Crystal Growth, 63, 1983, pp. 493-526.

[Ill

W. A. Klassen, and G. W. Neudeck, "Sidewall Gate Controlled Diode
for the Measurement of Silicon Selective Epitaxial Growth - Si02
Interface Defects," IEEE Transactions on Electron Device:;, Vol. 37, No.
1, pp 273-279, January 1990.

[I21

J. A. Friedrich, and G. W. Neudeck, "Oxide Degradlation During
Selective Epitaxial Growth of Silicon," J. Applied Physics, 64 (71,pp.
353&3541,1 October 1988.

[I31

W. A. P. Claassen, and J. Bloem, 'The Nucleation of C'VD Silicon on
S i 0 2 and Si3N 4 substrates, 11. The SiH2C12-H2-N2 system," J.
Electrochemical Society, pp. 1836-1843, August 1980.

J. A. Friedrich, and G. W. Neudeck, "Interface Characterization of
Silicon Epitaxial Lateral Growth over Existing Si02 for ThreeDimensional CMOS Structures," IEEE Electron Device Letters, Vol. 10,
No. 4, pp 144-146, April 1989.
D. Thebault, and L. Jastrzebski, "Review of Factors Affecting Warpage
of Silicon", RCA Review, vol. 41, December 1980, pp. 593-611.
H. Siethoff, and P. Haasen, "Yield Point and Dislocation Mobility in
Silicon", Lattice Defects in Semiconductors, Tokyo Press;, 1968. pp. 491497.
I. Yonenaga, and K. Sumino, "Dislocation Dynamics in the Plastic
Deformation of Silicon Crystals, I. Experiments", phys. stat. sol (a), 50,
1979, pp. 685-693.

M. Suezawa, K. Sumino, and I. Yonenaga, "Dislocation Dynamics in
the Plastic Defonnation of Silicon Crystals, 11. Theoretical Analysis of
Experimental Results", phys. stat. sol (a), 51, 1979, pp. 2117-226.
J. T. McGinn, L. Jastrzebski, and J. F. Corboy, "Defect Characterization in
Monocrystalline Silicon Grown Over Si02," J. E1ectrot:hemical Society,
Vol. 131, No.2, pp. 398403, February 1984.
E. P. EerNisse, "Stress in Thermal Si02 during Growth", Applied
Physics Letters, 35 (I), 1 July 1979, pp. 8-10.
M. Tamura, and H. Sunami, "Generation of Dislocations Induced by
Chemical Vapor Deposited Si3N4 Films on Silicon", Japanese Journal
of Applied Physics, Vol. 11, No. 8, August 1972, pp.1097-1105.
R. Ravi, Imperfections and Impurities in Semiconductor Silicon, John
Wiley & Sons, Inc. 1981.

Y. Okada, and Y. Tokumaru, "Precise Determination of Lattice
Parameter and Thermal Expansion Coefficient of Silicon Between 300K
Journal of Applied Physics, 56 (2), 15 July, 1984. pp. 314-320.
and 1500KW,
J. Ahn, and D. L. Kwong, "Electrical Properties of MOSlFETs with N20Nitrided LPCVD Si02 Gate Dielectrics", IEEE Electroin Device Letters
Vol. 13, No. 9, Sepetember 1992, pp. 4944%.

c-9

DEGRADATION OF VARIOUS INSULATORS IN THE SE:LECTZVE
EPITAXIAL GROWTH AMBIENT
9.1. Introduction
The last chapter presented a model describing the defects induced from
thermal stress due to mismatch in expansion coefficient of silicon and the
sidewall insulator. From the results of previous chapters, it is clear that a
thinner insulator will reduce the thermal stress induced defects and enhance
the flexibility of the selective growth process. Thus, it is necessary to find an
insulator which is more resistant to deterioration in the selective epitaxial
grovvth conditions. %&on 9.2 describes the background and motivation of
the study presented in this chapter. Section 9.3. describes the device structures
and insulator types used in this study. %ction 9.4 describes the fabrication
proc:edures. %ction 9.5 entails the electrical results and m~easurements..
Finally, section 9.6 presents a chapter summary. Some of the wafers for this
worlc were supplied by G. Yeric, K. Wu, and A. F. Tasch of University of Texas
at Austin. The measurement was performed with the help lof S. Kim, N.
Qadri, and D. Jin.
9.2 'Background and Motivation
Recent advances in MIS sub-micron device fabrication techology have
brought about device miniaturization to an extent that a high quality thin
l00A - 500A gate insulators will be required for future waled VLSI devices.
This miniaturization of MIS devices provides a very high circuit density in
VLSI[ technology. In a single transistor dynamic random access memory cell,
a thin dielectric can increase the charge stored and hence the circuit margins
are increased and refresh time is improved. In MISFETs, thin gale dielectric is
used to reduce many undesirable effects such as short-channel effects, narrow
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chiinnel effect, drain-induced barrier lowering subthreshold r:urrent, and hot
electron effects. Among the phenomena, hot-carrier injection into the gate
inslulators is known for imposing one of the severest lirnitation on the
miniaturization of MISFET devices. The hot-carrier injection causes long
term device degradation. For example, in n-channel MOSFE?S, hot electrons,
which gain sufficient energy due to high electric field are injected into the
oxide. In turn, these trapped electrons cause device instabilities, such as
threshold voltage shift or transconductance degradation. By reducing the gate
insulator thickness, shift of the gate threshold voltage due to mobile ions or
iortized traps released in a gate insulator also becomes smaller [I].
Raised Source Drain Hot Carrier Suppress (HCS) d.evice has been
introduced in an effort to avoid the degradation due to hot carrier injection
[2].This raised source drain structure can be achieved by growing epitaxial
layers by Selective Epitaxial Growth (SEG) with seed windows cut at source
and drain regions to grow the epitaxial layers by SEG. N- elpitaxial layer is
formed to reduce the effect of high electric field. N+ epitaxial layer is formed
on top of the N- epitaxial layer to function as a low ohmic contact to the drain
reggon. These epitaxial layers are adjacent to and spaced from the gate contact
by a thin dielectric layer such as silicon dioxide. Simulations have shown that
the device characteristics would be enhanced if the sidewall1 insulator was
made very thin. However, it has been observed earlier that thermally grown
oxide deteriorates considerably when placed in an epitaxial reactor for SEG [3].
In addition, to the HCS MOSFET using SEG, numerous other novel
devices using SEG, ELO, and CLSEG, require the use of thinner insulators
which are resistant to degradation in the harsh environment for a silicon
dioxide in selective growth. The 3-D BiCMOS, 3-D CMOS, triple self-aligned
BJ'l', and many other structures could benefit from this study. In addition, the
sidewall defects would also be reduced if the insulator stays sjm~othand does
not deteriorate during selective growth.
To avoid these kind of deteriorating effects during the production, the
need for higher dielectric strength is stringent for future MIS device
technology. Therefore, in this present work, an extensive study was done to
examine the effects of typical Selective epitaxial Growth (SEC;) conditions on
different thicknesses of different dielectrics as a function of time.

Thin sidewall oxide

Figure 9.1.Raised source drain hot carrier suppressed MOSFET 121.

In a previous study by Friedrich, and Neudeck the effects of Hz,
H2+HC1 and H2+HCl+DCS ambient at 950 OC and 150 torr for 20 minutes with
different thicknesses of thermally grown oxide were investigated [3]. In that
study, results showed that thinner oxides typically 5 l000A were more
severely affected than the thicker oxides and low yields were olxerved for H2
and H2+HCl+DCS under the above mentioned conditions. We extend that
study to include four types of insulators with six different thicknesses and
study the degradation of the insulator only in a H2+HCl+DCS ambient.
It is the purpose of this work to study of the deteriorating effects of
typical SEG/ELO or CLSEG growth on four different dielectrics for a stress
time of 10 minutes. MIS capacitors were built with silicon dioxide, polyoxide,
reoxidized nitride/oxide stack and nitrided oxide used as the clielectrics. The
need. of this research is to determine which dielectric is moire resistant to
degradation during SEG/ELO or CCSEG processes.

9.3. Fabrication Procedure
9.3.1 ., Capacitor Fabrication
Four different structures of wafers were prepared for the study, as
shown in Figure 9.2. The time and temperatures for the desiired dielectric
thicknesses were chosen according to the results from SUPREM I11
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simulations and from trial and error experiments. In each structure, the
dielectric was grown or deposited in six different thicknesses; 225 A, 325 A, 525
A, 725 A 925 A, and 1425 A, with a measurement error margin of k50 A.
Control wafers for each structure were also prepared as references to be
compared with the ones stressed in the epitaxial reactor. A Tencor Alpha step
200 profilometer was used to ,measure the thickness.
-.
-

Al-Si.contact

Al-Si contact
?

nitride

.polyoxide
J n+ poly-si

Al-Si contact

A1-Si contact

Figure 9.2 Cross-sectional structure of the wafers tested. (a) Thermal oxide
(Set I), (b) Nitride/oxide (Set ID,(c) Polyoxide (Set m),(d) Nitrided olcide (Set
IV).
The thermal oxide set I was prepared by growing the desired oxide
thickness on p type (100)wafers. All oxides were grown in a dry 0 2 ambie7.t
except the 1425A thick oxide, which was grown in a wet @ ambient
The second set was prepared by depositing =100A thin nitride layer on
the desired thermal oxide layers. LPCVD was used with decomposition of
SiC12H2 and NH3 at flow rates of 40 and 160 sccm, respectively at 750'C and
pressure of 450 mtorr. Following the nitride deposition, another dry oxidation
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step was performed at 1000'C for 33 minute on the wafers in set 11. The
insulator thickness was thus inaeased by about 100A.
To prepare the wafers for set ID,n type wafers with <Ill> orientation
were used. To form a good contact, phosphoms was diffused to form an n+
layer on the front and back of the wafer. Amorphous silicon was then
-. for 5 hours. SZ& was
deposited in LPCVD at 550T, 110 .mtorr of pressure
used as the source gas with flow rate of 70 scan to rkult in 4000 A thick film.
Suprem III simulation was used fo verify that the phosphorus will diffuse up
into the poly-Si and will dope it during the subsequent oxidations. This type
of polyoxide dielectric was used particularly to examine the deterioration of
gates in 3 dimensional CMOS or BiCMOS structures. The amorphous silicon
film was converted to poly-silicon during the oxidation steps used to grow the
desired thickness of ply-oxide.
Set IV was prepared by at the University of Texas, Austin [4]. LPCVD
was used to deposit the CVD oxide at 450°C on P type <loo> Si wafers.
Nitridation was performed using rapid thermal annealing for 1 minute at
IOOO'C:in N20 [4], [5].Following the nitridation, an 850°C, 20 minute dry 02
oxidation was performed.
Metal contacts were made on the control set for each insulator type and
each thickness for electrical tests, while the wafers to be stressed were placed
in the reactor for 10 minutes. Test wafers with seed windows opened were
also placed in the reactor to examine the quality and surface morphology of
the selective growth. Wafers were metallized using Al-1% Si alloy in a
sputtering system and patterned. The wafers were not annealed. The backside
of each wafer was etched to make a contact for electrical measurements.
9.3.2 Selective Epitaxial Growth Conditions

Stressing was done in the LPCVD pan-cake type reactor for 10 minutes.
HZwas used as carrier gas, Dichlorosilane (DCS) as the silicon source and HC1
was used to suppress the formation of polysilicon on silicon dioxide surface.
The following sequence was followed for stressing each set
I.
Before starting the epitaxy, Hz carrier gas was purified before it entered
into the reactor.
IL
Temperature was ramped upto 970°C in the presence of Hz.

d

III.
IV.

V.

VI.

A 5 minute prebake in Hz at temperature of 970°C and pressure of 150
Torr was carried out.
HCI was introduced in the chamber for 30 seconds. Under normal
growth conditions H2 and HCl are used as reactant gases in order to
etch the native oxide from seed holes opened for SEG/ELO.
Immediately following the preclean sequace
the chamber pressure
was reduced to 40 Torr and DCS was adddin the reactor to commence
the growth for 10 minut&.
The temperature was reduced and the wafers were cooled to room
temperature in HZ..
*

9.4. Electrical Measurements and Results

Electrical characterization of the MIS capaators was performed using
an HP4145A semiconductor parameter analyzer. Breakdown electrical field,
EBR, were calculated by dividing the measured breakdown voltage by the
insulator thickness. The breakdown voltage was defined as the voltage where
the current increased beyond IOnA. 80 to 100 capaators were measured on
each wafer. The sizes of the contact pads measured were 140 mm2 or 200 mm2.
To q u a n q the degradation of the insulators in the SEG ambient, the
yield of capaators for each set of wafers was calculated and compared with the
yield of control wafer sets. The average breakdown field, Eavg, and standard
deviation OE was calculated assuming a guassian distribution of the measured
data for each using a l l the thicknesses. Yield of a tested wafer was calculated by
the following equation.
Y=

# of good capadtors
x 100
# of capadtors

The number of good capaators was determined by the number of
capacitors where the electric field is larger than or equal to one standard
deviation less than the average field for the entire set.

-

# of good capadtors = capaators with EBR 2 Eavg(set) CE(set)

9.2

The yield of the stressed set was obtdned according to eq. 9.2, by using
Eavg (set) and o~ (set) of the control set for that particular insulator type.
Figure 9.2 to 9.6 show the yield as a function of dielectric thickness for each
insulator type before and after the SEG ambient stressing. Figure 9.3 shows
that after SEG ambient stressing, the yield of the 225A, 325A. ~ z A ,and NA
has decreased noticeably indicating excessive deterioration for these
thicknesses. The yields of the other'two thicknesseg have not reduced as
much. These results confirm the copclusions of an earlier study performed by
our group [31.Figure 9.4 shows that the yield of this set has not been affected
by the SEG ambient stressing. Even the thinnest insulator has not been
degraded by the Hz and DCS' present in the ambient. This result shows that
silicon nitride is very resistant against the SEG ambient conditions. Figure 9.5
shows the yield for the ply-oxide capacitors. Similar to the thennal oxide, the
thinner oxides have been degraded. The yield is lower than the thermal oxide
set, possibly due to the rough top oxide surface as was shown in figure 5.21Cb).
The rough oxide would enhance the electric field locally causing the
breakdown to occur at lower voltages. Figure 9.6 shows the most interesting
results. Obvious from the plot is the fact that the nitrided oxides can
withstand the SEG ambient conditions better than the thermal oxide and
ply-oxide. The yield for the capacitors with thinner oxides is significantly
higher than the respeciive thermal and poly-oxides. Thus, nitrided oxide
could be a very useful insulator due to its increased resistance against SEG
ambient conditions and improved properties as a thin gate dielectric. The
apparent increase in yield in the reoxidized nitride/oxide stack can be
attributed to processing conditions of the control set.
Table 9.1 to 9.4 show the average electric field and standard deviations
for the various insulator thicknesses before and after being exposed to the
SEG ambient. Note that the average E fields of the stressed wafers are reduced
appreciably and the standard deviations have increased. No significance
should be attached to the average E field of the stressed set, except that it can
be interpreted as proof of deteriorations occuring in the imposed dielectrics
under the stress in the epi-reactor. Note that these averages correspond to
each insulator thickness, whereas the Eavg (set) and OE (set) of the control set
calculated earlier for yield determination were averages over all thicknesses
for each insulator type.

Control Set
I

I

" 225

I

.
I

10 minute Stressed F;et
I

I
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325
525
725
925
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Figure 9.3. Yield for the various thermal oxide thicknesses for the control and
stressed sets.
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Figure 9.4. Yield for the various nitride/oxide stack thicknesses for the control
and stressed sets.
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Figure 9.5. Yield for the various poly-oxide thicknesses for the control and
stressed sets.

10 minute Stressed Set

Control Set
t

I

225

325

,

I

I

525

725

925

I

1425

Nitrided OxideThickness (A)
Figure 9.6. Yield for the various nitrided oxide thicknesses for the control and
stressed sets.

Table 9.1. Average E fields and standard deviations for the con.trol and the 10
min stressed wafers of the thermal oxide set for 6 different thicknesses.
Control Set

Stressed Set
( 10 min)

Thickness

(A)

Table 9.2. Average E fields and standard deviations for the con,trol and the 10
n~ stressed wafers of the reoxidized nitride oxide stack set fbr 6 different
thicknesses.
Control Set
Thickness

(A)
325
425
625
825
1025
1525

E avg
(
(MVICIII)

7.40
7.35
6.84
8.00
7.94
12.24

Stressed Set
(10rnin)

=E
=E
avg
M V / ~ )(MV/CIII)( M V / ~ )
0.59
14.25
5.37
1.34
4.74
14.32
1.72
10.29
4.17
1.59
9.81
2.89
1.60
12.39
2.09
0.57
11.92
0.98

Table 9.3.Average E fields and standard deviations for the conltrol and the 10
min stressed wafers of the poly oxide set for 6 different thicknesses.
Control Set
Thickness

(A)

325
425
625
825
1025
1525

Stressed Set
( 10rnin)

E
OE
OE
avg
W / m )(MV/m)(MV/m)
W/m)
0.00
0.00
4.39
2.06
0.00
4.23
0.85
0.00
1.80
0.76
0.72
3.03
0.72
3.27
0.30
0.67
1.90
2.27
4.09
0.22
2.70
4.21
6.50
0.43

Table 9.4 Average E fields and standard deviations for the conlrol and the 10
~ninstressed wafers of the nitrided oxide set for 6 different thicknesses.
Control Sel

Stressed Set
(10min)

~ h i h e s s EaVg
Eavg
OE
OE
(A)
(MV/cm)W / c m ) W / m )
(MV/m)
1.55
4.52
4.39
6.73
225
8.20
1.26
3.23
3.65
325
4.24
2.61
8.30
1.00
525
0.90
4.30
2.33
7.90
725
4.12
1.95
8.40
0.18
925
10.41 1.11
0.46
9.40
1425

Obvious from the results of the nitride/oxide stack, silicon has a higher
adsorption energy of nucleation on Si3N4 than on S i Q [6].In addition, silicon
daes react with the masking oxide according to the reaction in eq. 9.3 for
suf'ficiently low partial pressures of H20 and @.
Si(a) + SiO;! + H2 ===> 2 SiO + (a) + H2

(9.3)

The reaction of silicon with silicon nitride, however, is not clear. These
experiments suggest that under the same conditions, silicon cioes not readily
react with Si3N4. It can be postulated that the increased resistance of the
nitrided oxide insulator is directly related to the nitrogen content in the film.
The increased nitrogen would inhibit the reaction, Eq. 9.3 resulting in less
degradation of the nitrided oxide insulator.
9.58. Chapter Summary
This chapter presented a systematic investigation of fouir different types
of insulators in order to determine their resistance against deterioration in
the SEG ambient conditions. The four types of insulators used were thermal
oxjide, a reoxidized nitride/oxide stack, ply-oxide, and nitrided oxide. Wafers
with six different oxide thicknesses of each insulator type were prepared and
their integrity were measured before and after they were exposed to the SEG
ambient. Breakdown electric fields were measured and yields were calculated
to quantify the insulator degradation. It was found that the reoxidized
nitride/oxide stack was the most resistant to the SEG ambient. The increased
c h i ~ g etrapping at the interface of the nitride and oxide restricis its use as gate
oxides. However, this combination of insulators could be very useful for
soine other applications. The nitrided oxide were next in their resistance in
the SEG ambient. The fact that nitrided oxides can withstand the SEG ambient
is a very important discovery, not reported before. Their increased resistance
in SEG ambient coupled with their superior performance as thin gate
insiulators makes them an excellent candidate for use in novel 3-dimensional
structures using SEG, ELO, and CLSEG. In addition, a reduced degradation
directly corresponds to reduced surface roughness and decreased thermal
stress induced defects.
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C r n R 10
CONCLUSIONS AND RECOMMENDATIONS
10.1 . Conclusions
The objective of this research was to investigate the sidewall defects in
selective epitaxial growth (SEG) of silicon. The SEG sidewall de:fect problem is
the most important limitation of SEG and prevents its widespread use in the
semiconductor industry. The SEG sidewall interface is prone ta many defects
and causes undesirable R-G currents when junctions or depletion regions
intersect the sidewall. In many of the novel device structures using SEG, ELO,
or CLSEG, junctions and depletion regions do intersect the sidewall and those
devices will not operate successfully unless these sidewall1 defects are
characterized, controlled, and possibly eliminated.
The work described in this thesis started with the develc~pmentof a 3dimensional BiCMOS process which uses SEG and EL0 for the active device
regions. The 3-D BiCMOS uses a vertically integrated 3-D CrVIOS, which is
inherently merged with the base of a high performance bipolar transistor. The
3-D 13iCMOS process was developed, designed, and simulated. The entire
process uses 12 masking steps to first metallization. Since the 3-D CMOS was
already fabricated and characterized previously by our group, efforts were
concentrated on the fabrication and characterization of the BiCMOS BJT. The
BiCM:OS BJT has a poly-silicon contacted sub-collector (PCS BJT) which
reduces the active area and the collector-substrate capacitance significantly.
The PCS BJT was fabricated and characterized extensively through
comparison with BJTs fabricated in SEG trenches and in substrate. It was
found that the PCS BJTs having poly-silicon contact doped with phosphorus
showed the least collector resistance. However, its base-collector junction and
leakage currents were of lower quality. The PCS BJT with poly-silicon contact
doped1 with arsenic had a higher collector resistance (normal. functioning
devices) but they had better junction ideality factors and leakages. The reason

for the high leakage in the phosphorus doped PCS BJTs was found to be
directly related to the sidewall oxide surface roughness along which the
SEG/ELO material grows as confirmed by TEM. Even though the basecoll.ector junction were 6 p away from the sidewall, defects extending away
from the sidewall caused high leakage currents.
The collector contacting scheme of the PCS BJT led to the conception of
the triple self-aligned BJT described in chapter 4. A novel conlcept of aligning
the intrinsic collector pedestal to the buried layer was presented. The
alignment scheme uses selective epitaxial growth and epitaxial lateral
overgrowth of silicon. In conventional high speed BJTs, both single and
double self-aligned, the intrinsic collector pedestal is not sekf-aligned to the
b u ~ i e dlayer, but an alignment is necessary for this purpose. The proposed
cortcept results in an intrinsic collector pedestal self-aligned to the buried
layer and the buried layer contacts. The concept can be applied to form
cortventional SST type devices and more importantly, to fabricate a triple selfaligned BJT where all the extrinsic and intrinsic device regions are selfaligned and need only one masking step. The initial structural feasibility of
the proposed structure was determined and described. The structure was not
completed due to the need for addressing the more important sidewall defect
prc~blems.Both the PCS BJT and the triple self-aligned BJT would suffer from
this problem.
Once the importance of the SEG sidewall defect problem was
established, investigations were performed to characterize these defects. The
electrical characterization was performed through a p+/n diode structure
with the junction intersecting the sidewall of diode in a submicron width
trench isolation using SEG, ELO, and chemical mechanical polishing.
Material characterization was also performed using transnission electron
microscopy to study the origin and reduction of the defects. The defects were
found to be stacking faults originating from the sidewall ancl extending into
the bulk, lpm away from the sidewall. The defects were caused mainly due to
the difference in thermal expansion of the oxide and SEG and were most
probably generated during the cool-down period of the SEG qcie. Reoxidation
of the sidewall dramatically decreased the sidewall defects. If the sidewall
oxide was removed and an anneal was performed in inert nitrogen, the
defects were removed, whereas if the sidewall oxide was not fetchedoff and a

nitrogen anneal was performed, the defects were not reduced. These
experiments pointed out that the presence of the sidewall oxide had a major
impact in the generation of defects. In addition to the particular application of
the sub-micron width trench isolation, the defects were characterized in some
more simple structures. The results could be explained if it is assumed that
the defects in SEG are introduced mostly during the cool down period after
the growth.
Sidewall and bulk material were characterized for a wet-etched oxide
SEGl diode, an RIE oxide SEG diode, and a thin oxide sidewall SEG diode. The
thin oxide sidewall SEG diode showed the best ideality factors and minimum
saturation current densities. The results could be explained if it was assumed
that the defects in SEG are introduced mostly during the cool. down period
after the growth. The thin oxide sidewall diode SEG would experience the
minimum stress due to the presence of the very thin ( 0 . 3 ~sidewall
)
oxide
before the SEG.
A model predicting the defect generation based on the shear upper
yielci strength of silicon and the shear thermal stress due to rnis-match in
expamsion coefficients was formulated and described. The moldel predicted
that lower growth temperatures will reduce the possibility of inducing defects
because of reduced thermal stress at the SEG/oxide sidewall interface. It was
diffitxdt to predict the exact operating range for defect suppres:;ion based on
this model because of the uncertainty in strain rate during cool-down after
SEG, high stress induced due to 2-dimensional effects, oxide degradation, and
polysilicon encapsulation during growth. The model provided for a basic
understanding of defect generation and showed the correct trends.
A systematic investigation of four different types of in.sulators was
performed in order to determine their resistance against deterioration in the
SEG ambient conditions. It was found that the nitrided oxide were more
resistance to degradation in the SEG ambient than thermal oxide. The fact
that nitrided oxides can withstand the SEG ambient is a v e ~ yimportant
discovery, not reported before. Their increased resistance in S'EG ambient,
coupled with their superior performance as thin gate insulators, makes them
an excellent candidate for use in novel %dimensional structures using SEG,
ELO, and CLSEG. In addition, a reduced degradation directly colrresponds to
reduced surface roughness and decreased thermal stress induced defects.

10.2. Recommendations for future work

The work described in this thesis introduced many new concepts and
devices and opened a lot of areas of further research. The possible research
directions are described below.
1. The 3-D BiCMOS cell can actually be fabricated according to the simplified
process desaibed in section 3.7. Since the 3-D BiCMOS and the PCS BJT have
been individually fabricated, the next step is to integrate them in one process.

2. The PCS BJT can be fabricated with arsenic doped ply-silicon through an
optimized spin-on glass procedure or through arsenic implant. In-situ arsenic
doped poly-silicon could also be used if possible. The goal would be to obtain
low collector resistance and a smooth sidewall oxide surface to reduce the
sidewall defects.

3. The triple self-aligned BJTcan be fabricated as the first of its kind. Mask set
for initial BJT structures is ready for implementation in a process. The project
can be divided into two parts. Firstly to self-align the buried layer to the
intrinsic collector and fabricated non-self-aligned BJTs or even just diodes in
th,e intrinsic collector SEG. Secondly, the entire triple self-aligned BJT
structure can be fabricated.

4. MOSFETs can be fabricated in the sub-micron width trench isolation
described in chapter 6 with the revised process to eliminate the sidewall
d'efects and show the improvement in device characteristics over the
untreated sidewall. The source-drain junctions of the M:OSFETs will be
intersecting the sidewall and the leakage currents will decrease for the revised
process with treated sidewall.
5. Nitrided oxides should be used as the masking insulator and sidewall
i~lsulatorto study the sidewall defects. The nitrided oxide layer could possibly
be beneficial due to three reasons. Firstly, a thinner layer can be used to reduce
the thermal stress at the sidewall. Secondly, the decreased deterioration could

result in a smoother surface reducing the stress. Thirdly, an interesting
possibility could occur. The thermal coefficient of expansion are of the
following order, Si02<Si<Si3N4. Ni trida tion of oxides might increase its
thecoefficient of expansion and make it closer to that of silicon. Thus the
t h e d stress at the interface would be reduced. There has becm no reports of
the measurement of expansion coefficient of nitrided oxides. The oxides can
be nitrided by annealing thin oxides in NH3 or N20 by conventional furnace
thermal process or rapid thermal anneal.

6. The expansion coefficient oE a multiple layer of different dielectrics could
possibly be used to match the expansion d f i a e n t of silicorl to that of the
composite dielectric structure. Simulations can be performecl to study this
effect.
7. A. similar study as the one in chapter 9 could be performed with oxides
nitrided with NH3 or N20 by conventional furnace thermal imealing. The
nitrided oxides used in chapter 9 were obtained from UT at Austin. Due to the
unavailability of a high temperature RTA system at Purdue, it would be
desirable to be able to nitride the oxides using equipment available at Purdue.

8. A novel sidewall gate controlled diode was also designed and the mask set
was prepared. Even though the device was not described in the thesis it could
be very useful in further characterizing the sidewall defects, specially in the
PCS BJT and the triple self-aligned BJT.

APPENDICES

Appendix A - Poly-Silicon Collector Contacted BJT Fabrication Run Sheet.
1. Starting Material
3",-n type (phos) 1-1.5 0-crn <100> with flat on <110>
# of wafers
Date Started
2 Field Oxidation
Piranha Clean wafers
Field Oxidation in tube#4 @I100C, 35 min, weQ
Field Color
(0.38 P)
3. Trench Lithography(Mask #1 - darkfield)
A21350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ deve1oper:DI 40
seconds.
RIE through oxide in DRIE-100
Freon 115,95 scan, 750 watts, 292 mT
Time
min, etch rate
A/min
RIE through silicon in DRIE-100
Freon 115,95 scan, 750 watts, 292 mT
Time
min, etch rate
A/min
Strip Resist. Pirahna clean
4. Sidewall Poly-Silicon Deposition
Deposit Poly-Si in LPCVD system
100 A @ 550 C.
min. Deposition rate
A/min.
5. Sidewall Oxidation
Oxidation in tube#4 @ 1000 C, 35 min, wet02
Color in trench
(0.27~)
6. Open Trench Bottom
R E through oxide in DRIE-100
Freon 115,95 scan, 750 watts, 292 mT
Time
min, etch rate
A/min
7. Poly-Silicon Contact Deposition
Pirahna clean
B H F etch for 10 seconds

Deposit Poly-Si in LPCVD system (dont forget the d u m y wafers)
5000 A @ 580 C.
min. Deposition rate
A/min.
8(a). Poly-Silicon Doping with Phosphorus
Pirahna clean
Phosphorus deposition in Tube#6 @ 950°C, 15 min
02 = 22 on glass float gauge
N2 = 52 on stainless steel float gauge
POC13 + N2 = 40 sccm
8m). Poly-silicon Doping with Arsenic
Pirahna clean
As spin-on glass procedure as described in chapter 5.
9. Poly-Silicon Oxidation
Pirahna clean
Poly Oxidation in tube#4 @ 950 C, 40 min, wet02
Oxide Color
(0.25 p)
10. Contact Lithography (Mask#2 - lightfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ dwe1oper:DI 40
seconds.
Wet-etch the oxide in BHF, 2.5-3.0 minutes.
RIE Poly in DRIE-100
SF6 25 Scan, 500 watts, 160 mT
Time
min, etch rate
A/min.
Check on dummy first
11. Poly Contact Sidewall Oxidation
Poly Oxidation in tube#4 @ 1000 C, 12 min, wet02
Seedhole Color
(0.12 p)
12. Open Seedhole
RIE through oxide in DRIE-100
Freon 115 95 sccm, 750 watts, 292 mT
Time
min, etch rate
A/min
13. Anneal Damage
Anneal in tube#2 @ 1000 C, 10 min in N2
14. Epitaxial Growth of Silicon

Pirahna clean for Epi growth
BHF dip 5 sec
Epi Growth. Target thickness
Date
Run
Hz, - DCS, -Bake
min
HC1, -C,
Torr
Etch
min
I=, -DCS, -HC1, -c,
Ton
I=#- DCSf -Grow
min
HCI, -C,
Torr
15. Base Lithography (Mask#4 Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ deve1oper:DI 40
seconds.
16. Base Implantation
pA
Implant Boron. Energy = 40keV, Dose = 3e13, Beam current
Strip resist
17. Base Oxidation
Base Oxidation in tubeit3 @ 1000 C, 15 min, wet02
18. Emitter Lithography (Maskit5 - Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft b&e@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ developer:DI 40
seconds. Hard Bake@120°C for 25 minutes.
Etch Oxide in BHF 2 minutes. Open Emitter and Collector regions
19. Emitter Implantation
Implant Arsenic. Energy = 25keV, Dose = 5e15, Beam crment
PA
20. Emitter Oxidation
Emitter Oxidation in tube#4 @ 1000 C, 15 min, w e 0
Base Color
(0.24 pm)
Emitter Color
(0.14 pm)
21. Contact Lithography (Mask#6 - Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft b;ke@9O0C for

-

20 minutes, Expose 7.5 sec, Develop 1:l-A2 deve10per:DI 40
seconds. Hard Bake@120°Cfor 25 minutes.
Etch oxide using BHF. Etch through emitter, base and Pcrly Contact
Pirahna clean Strip Resist
22 Metal Lift-off (Mask#7- Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ SOOrpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ deve1oper:DI 40

-

seconds.
& p i t A1-Si in Perkins Elmers Sputering system
Thickness
pn.
Lift-off metal in Acetone
sec
Rinse with Ace, Meth. and DI
27. Post-Metalization Anneal
Anneal in tube#8 @ 415 C, 20 min in N2

Appendix B - Submicron Width Trench Isolation Using SEG and CMP.

I. Starting Material
3", n type (phos) 1-1.5 R-cm <loo> with flat on <110>
# of wafers
Date Started
2 Field Oxidation
Piranha Clean wafers
Field Oxidation in tube#4 @1100C, 35 min, wet02
Field Color
(0.38 p)
3. Trench Lithography(Mask #I - darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin Q 3500rpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ deve1oper:DI 40
seconds.
RIE through oxide in DRIE-100
Freon 115,95 scan, 750 watts, 292 mT
Time
min, etch rate
A/min
IUE through silicon in DRIE-100
Freon 115,95 scm, 750 watts, 292 mT
Time
min, etch rate
A/min
Stip Resist. Pirahna clean
4. Sidewall Poly-Silicon Deposition
Deposit Poly-Si in LPCVD system
100 A @ 550 C.
min. Deposition rate
A/min.
5. Sidewall Oxidation
Oxidation in tube#4 @ 1000 C, 35 min, wet02
Color in trench
(0.27~)
6. Open Trench Bottom
RIE through oxide in DRIE-100
Freon 115,95 scan, 750 watts, 292 mT
Time
min, etch rate
A/min
7. Anneal Damage
Anneal in tube#2 Q 1000 C, 10 min in N2
8. Epitaxial Growth of Silicon

Pirahna clean for Epi growth
BHF dip 5 see
Epi Growth. Target thickness
Date
Run
Bake
min
HcI, -c,
Etch
min

I

H2,. Torr

DCS.- -

.

H2, - DCS, .
-

Grow
min
- DCS, Hc1, -c,
Tort
9. Base Implantation
Implant 13oron. Energy = 25keV, Dose = 3e13, Beam current
10. Etch oxide from backside.
11. Backside Implantation
Implant Arsenic. Energy = 25keV, Dose = 5e15, Beam current
PA
12. Base Oxidation
Base Oxidation in tube#3 @ 1000 C, 14 min, w e Q
13. Contact Lithography (Mask#6 - DarWield)
AZ1350JSF Photoresist application
- -procedure
HMDS for 2 minutes, spin @ 3500rprns, soft bak@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ developecDI 40
seconds. Hard Bake@120°C for 25 minutes.
Etch oxide using BHF.
Pirahna clean - Strip Resist
14. Metal Lift-off (Mask#7 - Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin Q 3S00rpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ developcDI40
seconds.
Deposit Al-Si in Perkins Elmers Sputering system
Thickness
p.
Lift-off metal in Acetone
sec
Rinse with Ace, Meth. and DI
15. Post-Metahation Anneal
Anneal in tube#8 @ 415 C, 20 min in N2-

I

!

1
I

I

I

Appendix C - Recessed LOCOS Isolation Diode Run Sheet.
1. Starting Material

3", n type (phos) 1-1.5 R-an<loo> with flat on <110>
# of wafers
Date Started
2.Pad Oxidation
Piranha Clean wafers
Pad Oxidation in tube#4 @I000C, 8 min, weQ
Color
(0.08
3. Silicon Nitride Deposition
Deposit nitride in LPCVD system
min. Deposition rate
A/min.
2500 A @ 800 C.
4. Active Area (Mask#7(BJT)- Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft bake@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ deve1oper:DI 40
seconds.
5. Stack Etch
RIE through nitride in DRIE-100
SFg, 25 scan, 500 watts, 160 mT
Time
min, etch rate
A/min
RIE through oxide in DRIE-100
Freon 115,95 scan, 750 watts, 292 mT
Time
min, etch rate
A/min
RIE through silicon in DRIE-100
SFg, 25 scan, 500 watts, 160 mT
Time
min, etch rate
A/min
Strip Resist. Pirahna clean
6. Field Oxidation
Oxidation in tube#4 @ 1050 C, 120 min, wet@
7. Etch Nitride/Oxide
RIE through nitride in DRIE-100
SFg, 25 scan, 500 watts, 160 mT
Time
min, etch rate
A/min

Wet-Etch the pad oxide.
8. Base Implantation
pA
Implant Boron. Energy = 25keV, Dose = 3e13, Beam nrrrent
9. :Etch oxide from backside.
3 0. Backside &plan tation
Implant Arsenic. Energy = ZkeV, Dose = %IS, Beam current
pA
11. Base Oxidation
Base Oxidation in tttbe#3 G3 1000 C, 14 min, wetQ
12. Contact Lithography (Mask+&- Darkfield)
AZ135OJSF Bbtoresist application procedure
HMDS for 2 minutes, spin O 35OOrpms, soft bake@WC for
20 minutes, Expose 7.5 SEX,Develop 1:l-AZ devebper:DI 40
seconds. Hard Bake@1200Cfor 25 minutes.
Etch oxide using BHF.Etch through emitter, base and Pcdy Contact
Pirahna dean Strip Resist
13. Metal Lift-off (MaskP7 - Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin Q 3500rpms, soft bakeW0"C for
20 minutes, Expose 7.5 sec, Develop 1:I-AZ deve1oper:DI 40

-

seconds.
Deposit Al-Si in Perkins Elmers Sputering system
'Ihickness
p.
Lift-off metal in Acetone
3ec
Rinse with Ace, Meth,. and DI
14. Post-Metahation Anneal
Anneal in tube#€! Q 415 C, 20 min in N2

Appendix D - Thin Sidewall Oxide SEG Diode Run Sheet.
I. Starting Material
3", n type (phos) 1-1.5 R-crn <loo> with flat on <110>
# of wafers
Date Started
ZPad Oxidation
Piranha Clean wafers
Pad Oxidation in tube#4 @I000C, 8 min, wet@
Color
(0.08 W)
3. Silicon Nitride Deposition
Deposit nitride in LFCVD system
min. Deposition rate
A/min.
2500 A @ 800 C.
4. Active Area (Mask#7(BjT)- Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft biike@90°C for
20 minutes, Expose 7.5 sec, Develop 1:l-AZ deve1oper:DI 40
seconds.
5. Stack Etch
RIE through nitride in DRIE-100
SF6,25 sccm, 500 watts, 160 mT
Time
min, etch rate
A/min
RIE through oxide in DRIE-100
Freon 115,95 sccm, 750 watts, 292 mT
Time
min, etch rate
A/min
RIE through silicon in DRIE-100
Freon 115,95 sccm, 750 watts, 292 mT
Time
min, etch rate
A/min
Strip Resist. Pirahna clean
6. Field Oxidation
Oxidation in tube#4 @ 1000 C, 1000 min, wet02
7. Etch Nitride/Oxide
RIE through nitride in DRIE-100
SF6, 25 sccm, 500 watts, 160 mT
Time
min, etch rate
A/min

Wet-Etch the pad oxide.
8. KOH et& the silicon down to the substrate
127mL Hfl, 39ml Isopropanol, 4 7 p of water. Etch rate @E°C

-

l o o A l ~

9. Epitaxial Gtowth of Silicon
Phhna &an for Epi growth
BHF dip 5 sec
Epi Growth. Target thickness
Date
Run

Bake

,

ntin

-c,

Hz, Tom

--

H2, -DCS, -Etch
min
Hc1,
c,
Torr
HZ, - DCS, -Grow
min
Hc1, - c,
Ton
9. Base Implantation
Implant Boron. Energy = 25keV, Dose = 3e13, Beam w e n t
PA
10. IZtch oxide from backside.
11. Backside Implantation
pA
Implant Arsenic. Energy = EkeV, Dose = 915, Beam current
12. Elase Oxidation
Base Oxidation in tube#3 @ 1000 C, 14 min, wet02
13. <:ontact Lithography (Mask#6 Darkfield)
AZ135QJSFPhotoresist application procedure
MMDS for 2 minutes, spin Q 3500rpm, saft ba.k&@O"C for
20 minutes, Expose 7.5 sec, D e d o p kl-AZ d e v d w D I 40
seconds. Hard Bake@120°Cfor 25 minutes.
Etch oxide using BHF. Etch through emitter, b e and Poly Contact
Pirahna clean - Strip Resist
14. Metal Lift-off (Mask#7 - Darkfield)
AZ1350JSF Photoresist application procedure
HMDS for 2 minutes, spin @ 3500rpms, soft bak&9O0C for
20 minutes, Expose 7.5 set, Develop 1:l-AZ developer:DI 40
seconds.
Deposit Al-Si in Perkins Elmers Sputering system

-

-

Thickness
p.
Lift-off metal in Acetone
Rinse with Ace, Meth. and Dl
15. Post-Metalization Anneal
Anneal in tube#8 @ 415 C,20 min in N2

sec
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